datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MT49H16M16 View Datasheet(PDF) - Micron Technology

Part Name
Description
View to exact match
MT49H16M16
Micron
Micron Technology Micron
MT49H16M16 Datasheet PDF : 38 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
256Mb: x16, x32 2.5V VEXT, 1.8V VDD, 1.8V VDDQ, RLDRAM
Test Access Port (TAP)
Bypass Register
To save time when serially shifting data through registers, it is sometimes advantageous
to skip certain chips. The bypass register is a single-bit register that can be placed
between the TDI and TDO balls. This allows data to be shifted through the RLDRAM
with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is
executed.
Boundary Scan Register
The boundary scan register is connected to all the input and bidirectional balls on the
RLDRAM. Several no connect (NC) balls are also included in the scan register to reserve
pins. The RLDRAM has a 104-bit register.
The boundary scan register is loaded with the contents of the RAM I/O ring when the
TAP controller is in the Capture-DR state and is then placed between the TDI and TDO
balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRE-
LOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.
The Boundary Scan Order tables (see page 34) show the order in which the bits are con-
nected. Each bit corresponds to one of the balls on the RLDRAM package. The MSB of
the register is connected to TDI, and the LSB is connected to TDO.
Figure 28: TAP Controller Block Diagram
0
Bypass Register
210
Selection
TDI
Circuitry
Instruction Register
Selection
Circuitry
TDO
31 30 29 . . . 2 1 0
Identification Register
x . . . . . 210
Boundary Scan Register
TCK
TMS
TAP CONTROLLER
Note: x = 103 for all configurations.
Identification (Id) Register
The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state
when the IDCODE command is loaded in the instruction register. The IDCODE is hard-
wired into the RLDRAM and can be shifted out when the TAP controller is in the Shift-
DR state. The ID register has a vendor code and other information described in Table 15
on page 33.
pdf: 09005aef81121545/source: 09005aef810c0ffc
256Mbx16x32RLDRAM_2.fm - Rev F 8/05 EN
29
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001 Micron Technology, Inc. All rights reserved.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]