datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74LVC02AD-Q100J View Datasheet(PDF) - Nexperia B.V. All rights reserved

Part Name
Description
View to exact match
74LVC02AD-Q100J
NEXPERIA
Nexperia B.V. All rights reserved NEXPERIA
74LVC02AD-Q100J Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Nexperia
74LVC02A-Q100
Quad 2-input NOR gate
5. Pinning information
5.1 Pinning
/9&$4
< 
$ 
% 
< 
$ 
% 
*1' 
 9&&
 <
 %
 $
 <
 %
 $
DDD
Fig 4. Pin configuration SO14 and TSSOP14
/9&$4
WHUPLQDO 
LQGH[ DUHD
$ 
% 
< 
$ 
% 
*1' 
 <
 %
 $
 <
 %
DDD
7UDQVSDUHQW WRS YLHZ
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 5. Pin configuration DHVQFN14
5.2 Pin description
Table 2.
Symbol
1Y to 4Y
1A to 4A
1B to 4B
GND
VCC
Pin description
Pin
1, 4, 10, 13
2, 5, 8, 11
3, 6, 9,12
7
14
Description
data output
data input
data input
ground (0 V)
supply voltage
6. Functional description
Table 3. Function table[1]
Input nA
L
X
H
Input nB
L
H
X
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care
Output nY
H
L
L
74LVC02A_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 4 April 2013
© Nexperia B.V. 2017. All rights reserved
3 of 14
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]