datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

Q6275K791 View Datasheet(PDF) - Infineon Technologies

Part Name
Description
View to exact match
Q6275K791 Datasheet PDF : 186 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
TDA523x
Functional Description
To provide data integrity within the digital units, a brown out detector monitors the digital
supply and a detected voltage drop of VDDD below approximately 2.45 V initiates a
reset.
Figure 11 illustrates a typical power supply application for a 3.3 V and a 5 V
environment.
*)
22
10
100n
TDA5230
10
VDD5V
VDDA
VDDD
GNDA
VDDD1V5
100n
100n
GNDRF
GNDD
3.3V
100n
TDA5230
VDD5V
VDDA
VDDD
GNDA
VDDD1V5
100n
100n
GNDRF
GNDD
*)
1µ
5V
Supply-Application in 3,3V environment
Figure 11 Supply Modes
Supply-Application in 5V environment
*)
When operating in a 5V environment, the voltage-drop across the voltage
regulators 5 Æ 3.3V has to be limited, to keep the regulators in a safe
operating range. Resistive or capacitive loads (in excess to the scheme
shown above) on pins VDDA and VDDD are not recommended.
2.4.1.1 Supply Current
In Sleep Mode, the Master Control Unit switches the crystal oscillator into Low Power
Mode (all internal load capacitors are disconnected) to minimize power consumption.
Whenever the chip leaves the Sleep Mode (t1), the crystal oscillator resumes operation
in High Precision Mode and requires tCOSCsettle to settle at the trimmed frequency. At t2
the analog signal path (RF and IF section) and the RF-PLL are activated. At t3 the chip
is ready to receive data. The chip requires tRXstartup from leaving Sleep Mode and until the
receiver is ready to receive data.
A transient supply current peak may occur at t1, depending on the selected trimming
capacitance. The average supply current drawn between during tRFstartupdelay is IVDDsleep,
high.
Data Sheet
19
Version 4.0, 2007-06-01
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]