datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CXD2586R-1 View Datasheet(PDF) - Sony Semiconductor

Part Name
Description
View to exact match
CXD2586R-1 Datasheet PDF : 127 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
CXD2586R/-1
$DX commands
Data 1
Data 2
Data 3
Command
D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0
CLV CTRL
DCLV
PWM MD
TB
TP
Gain
CLVS
VP7
VP6
VP5
VP4
VP3
VP2
VP1
VP0
See the $CX commands.
Command bit
Explanation
DCLV PWM MD = 1
Digital CLV PWM mode specified. Both MDS and MDP are used.
CLV-W and CAV-W modes can not be used.
DCLV PWM MD = 0
Digital CLV PWM mode specified. Ternary MDP values are output.
CLV-W and CAV-W modes can be used.
Command bit
TB = 0
TB = 1
TP = 0
TP = 1
Explanation
Bottom hold at a cycle of RFCK/32 in CLVS and CLVH modes.
Bottom hold at a cycle of RFCK/16 in CLVS and CLVH modes.
Peak hold at a cycle of RFCK/4 in CLVS mode.
Peak hold at a cycle of RFCK/2 in CLVS mode.
• For the CXD2586R
Command bit
VP0 to 7 = F0 (H)
:
VP0 to 7 = E0 (H)
:
VP0 to 7 = C0 (H)
:
Description
Playback at half (normal) speed
to
Playback at normal (double) speed
to
Playback at double (quadruple) speed
to
The rotational velocity R of the spindle can
be expressed with the following equation.
R=
256 – n
32
R: Relative velocity at normal speed = 1
n: VP0 to 7 setting value
VP0 to 7 = A0 (H)
Playback at (sextuple) speed
Note)
1. Values when MCLK is 16.9344MHz and XTSL is low or when MCLK is 33.8688MHz and XTSL is high.
2. Values in parentheses are for when DSPB is 1.
6
5
4
3
DSPB = 1
2
DSPB = 0
1
F0
E0
D0
C0
B0
A0
VP0 to 7 setting value [HEX]
– 44 –
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]