datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CXD2586R-1 View Datasheet(PDF) - Sony Semiconductor

Part Name
Description
View to exact match
CXD2586R-1 Datasheet PDF : 127 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
CXD2586R/-1
$AX commands
Command
D3
Audio CTRL
0
Data 1
D2
D1
0
Mute
Data 2
D0
D3
D2
D1
D0
ATT PCT1 PCT2 DADS SOC2
Command bit
Mute = 0
Mute = 1
Meaning
Mute off if other mute
conditions are not set.
Mute on. Peak register
reset.
Command bit
ATT = 0
ATT = 1
Meaning
Attenuation off
–12dB
Mute conditions
(1) When register A mute = 1.
(2) When Mute pin = 1.
(3) When register 8 D.out Mute F = 1 and the Digital Out is on (MD2 pin =1).
(4) When GFS stays low for over 35ms (during normal-speed).
(5) When register 9 BiliGL MAIN = Sub =1.
(6) When register A PCT1 = 1 and PCT2 = 0.
(1) to (4) perform zero-cross muting with a 1 ms time limit.
Command bit
PCT1 PCT2
0
0
0
1
1
0
1
1
Meaning
Normal mode
Level meter mode
Peak meter mode
Normal mode
PCM Gain
ECC error
correction ability
× 0dB
× 0dB
Mute
× 0dB
C1: double; C2: quadruple
C1: double; C2: quadruple
C1: double; C2: double
C1: double; C2: double
Description of level meter mode (See the Timing Chart 1-4.)
When the LSI is set to this mode, it performs digital level meter functions.
When the 96-bit clock is input to SQCK, 96 bits of data are output to SQSO.
The initial 80 bits are Sub Q data. (See §2. Subcode Interface.) The last 16 bits are LSB first, which are 15-bit
PCM data (absolute values) and L/R flag.
L/R flag is high when the 15-bit PCM data is from the left channel and low from the right channel.
PCM data is reset zero and the L/R flag is reversed after one readout.
Then level measuring continues until the next readout.
– 39 –
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]