STK25CA8 View Datasheet(PDF) - Unspecified
Part Name
Description
View to exact match
STK25CA8 Datasheet PDF : 8 Pages
| |||
STK25CA8
SRAM WRITE CYCLES #1 & #2
SYMBOLS
NO.
#1
#2
Alt.
PARAMETER
12 tAVAV
13 tWLWH
14 tELWH
15 tDVWH
16 tWHDX
17 tAVWH
18 tAVWL
19 tWHAX
20 tWLQZh, i
21 tWHQX
tAVAV
tWLEH
tELEH
tDVEH
tEHDX
tAVEH
tAVEL
tEHAX
tWC Write Cycle Time
tWP Write Pulse Width
tCW Chip Enable to End of Write
tDW Data Set-up to End of Write
tDH Data Hold after End of Write
tAW Address Set-up to End of Write
tAS Address Set-up to Start of Write
tWR Address Hold after End of Write
tWZ Write Enable to Output Disable
tOW Output Active after End of Write
Note i: If W is low when E goes low, the outputs remain in the high-impedance state.
Note j: E or W must be ≥ VIH during address transitions.
SRAM WRITE CYCLE #1: W Controlledj
ADDRESS
12
tAVAV
14
tELWH
E
W
DATA IN
DATA OUT
18
tAVWL
17
tAVWH
13
tWLWH
20
tWLQZ
PREVIOUS DATA
15
tDVWH
DATA VALID
HIGH IMPEDANCE
SRAM WRITE CYCLE #2: E Controlledj
ADDRESS
12
tAVAV
18
tAVEL
E
14
tELEH
(VCC = 5.0V ± 10%)
STK25CA8-35
MIN MAX
STK25CA8-45
MIN MAX
UNITS
35
45
ns
25
30
ns
25
30
ns
12
15
ns
0
0
ns
25
30
ns
0
0
ns
0
0
ns
13
15
ns
5
5
ns
19
tWHAX
16
tWHDX
21
tWHQX
19
tEHAX
W
DATA IN
DATA OUT
17
tAVEH
13
tWLEH
15
tDVEH
DATA VALID
HIGH IMPEDANCE
16
tEHDX
August 1999
6-4
|
|
Share Link: 