datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

74LVTH16244ADGGRG4 View Datasheet(PDF) - Texas Instruments

Part Name74LVTH16244ADGGRG4 TI
Texas Instruments TI
Description3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


74LVTH16244ADGGRG4 Datasheet PDF : 19 Pages
First Prev 11 12 13 14 15 16 17 18 19
DGV (R-PDSO-G**)
24 PINS SHOWN
0,40
24
0,23
0,13
13
0,07 M
MECHANICAL DATA
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000
PLASTIC SMALL-OUTLINE
4,50 6,60
4,30 6,20
1
12
A
0,16 NOM
Gage Plane
0°ā8°
0,25
0,75
0,50
1,20 MAX
Seating Plane
0,15
0,08
0,05
PINS **
14
16
20
24
38
48
56
DIM
A MAX
3,70 3,70 5,10 5,10 7,90 9,80 11,40
A MIN
3,50 3,50 4,90 4,90 7,70 9,60 11,20
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins – MO-153
14/16/20/56 Pins – MO-194
4073251/E 08/00
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Direct download click here

DESCRIPTION/ORDERING INFORMATION
The 'LVTH16244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

FEATURES
• Members of the Texas Instruments Widebus™ Family
• State-of-the-Art Advanced BiCMOS
   Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
• Support Mixed-Mode Signal Operation
   (5-V Input and Output Voltages With 3.3-V VCC)
• Support Unregulated Battery Operation Down to 2.7 V
• Typical VOLP (Output Ground Bounce)
   <0.8 V at VCC = 3.3 V, TA = 25°C
• Ioff and Power-Up 3-State Support Hot Insertion
• Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
• Latch-Up Performance Exceeds 500 mA Per JESD 17
• ESD Protection Exceeds JESD 22
   – 2000-V Human-Body Model (A114-A)
   – 200-V Machine Model (A115-A)

 

Share Link : TI

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]