datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PM8315 View Datasheet(PDF) - PMC-Sierra

Part Name
Description
View to exact match
PM8315 Datasheet PDF : 330 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
STANDARD PRODUCT
DATASHEET
PMC-1981125
ISSUE 7
PM8315 TEMUX
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
recovered T1 clocks can be routed outside the TEMUX for network timing
applications.
Serial PCM interfaces to each T1 framer allow 1.544 Mbit/s ingress/egress
system interfaces to be directly supported. Tolerance of gapped clocks allows
other backplane rates to be supported with a minimum of external logic.
In synchronous backplane systems 8Mb/s H-MVIP interfaces are provided for
access to 672 DS0 channels, channel associated signaling (CAS) for all 672
DS0 channels and common channel signaling (CCS) for all 28 T1s. The DS0
data channel H-MVIP and CAS H-MVIP access is multiplexed with the serial
PCM interface pins. The CCS signaling H-MVIP interface is independent of the
DS0 channel and CAS H-MVIP access. The use of any of the H-MVIP interfaces
requires that common clocks and frame pulse be used along with T1 slip buffers.
A Scaleable Bandwidth Interconnect (SBI) high density byte serial system
interface provides higher levels of integration and dense interconnect. The SBI
bus interconnects up to 84 T1s or 63 E1 both synchronously or asynchronously.
The SBI allows transmit timing to be mastered by either the TEMUX or link layer
device connected to the SBI bus. This interconnect allows up to 3 TEMUXs to be
connected in parallel to provide the full complement of 84 T1s or 63 E1s of
traffic. In addition to framed T1s and E1s the TEMUX can transport unframed T1
or E1 links and framed or unframed DS3 links over the SBI bus.
When configured as a DS3 multiplexer/demultiplexer or DS3 framer, the TEMUX
accepts and outputs either or both digital B3ZS-encoded bipolar and unipolar
signals compatible with M23 and C-bit parity applications.
In the DS3 receive direction, the TEMUX frames to DS3 signals with a maximum
average reframe time of 1.5 ms in the presence of 10-3 bit error rate and detects
line code violations, loss of signal, framing bit errors, parity errors, C-bit parity
errors, far end block errors, AIS, far end receive failure and idle code. The DS3
framer is an off-line framer, indicating both out of frame (OOF) and change of
frame alignment (COFA) events. The error events (C-BIT, FEBE, etc.) are still
indicated while the framer is OOF, based on the previous frame alignment. When
in C-bit parity mode, the Path Maintenance Data Link and the Far End Alarm and
Control (FEAC) channels are extracted. HDLC receivers are provided for Path
Maintenance Data Link support. In addition, valid bit-oriented codes in the FEAC
channels are detected and are available through the microprocessor port.
Error event accumulation is also provided by the TEMUX. Framing bit errors, line
code violations, excessive zeros occurrences, parity errors, C-bit parity errors,
and far end block errors are accumulated. Error accumulation continues even
while the off-line framers are indicating OOF. The counters are intended to be
polled once per second, and are sized so as not to saturate at a 10-3 bit error
PROPRIETARY AND CONFIDENTIAL
28
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]