datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PM8315 View Datasheet(PDF) - PMC-Sierra

Part Name
Description
View to exact match
PM8315 Datasheet PDF : 330 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
STANDARD PRODUCT
DATASHEET
PMC-1981125
ISSUE 7
PM8315 TEMUX
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
Provides indication of M-frame boundaries from which M-subframe
boundaries and overhead bit positions in the DS3 stream can be determined
by external processing.
Detects the DS3 alarm indication signal (AIS) and idle signal. Detection
algorithms operate correctly in the presence of a 10-3 bit error rate.Extracts
valid X-bits and indicates far end receive failure (FERF).Accumulates up to
65,535 line code violation (LCV) events per second, 65,535 P-bit parity error
events per second, 1023 F-bit or M-bit (framing bit) events per second,
65,535 excessive zero (EXZ) events per second, and when enabled for C-bit
parity mode operation, up to 16,383 C-bit parity error events per second, and
16,383 far end block error (FEBE) events per second.
Detects and validates bit-oriented codes in the C-bit parity far end alarm and
control channel.
Terminates the C-bit parity path maintenance data link with an integral HDLC
receiver having a 128-byte deep FIFO buffer with programmable interrupt
threshold. Supports polled or interrupt-driven operation. Selectable none,
one or two address match detection on first byte of received packet.
Programmable pseudo-random test-sequence detection–(up to 232 -1 bit
length patterns conforming to ITU-T O.151 standards) and analysis features.
DS3 Transmit Section:
Provides the overhead bit insertion for a DS3 stream.
Provides a bit serial clock and data interface, and allows the M-frame
boundary and/or the overhead bit positions to be located via an external
interface
Provides B3ZS encoding.
Generates an B3Zs encoded 100… repeating pattern to aid in pulse mask
testing.
Inserts far end receive failure (FERF), the DS3 alarm indication signal (AIS)
and the idle signal when enabled by internal register bits.
Provides optional automatic insertion of far end receive failure (FERF) on
detection of loss of signal (LOS), out of frame (OOF), alarm indication signal
(AIS) or red alarm condition.
PROPRIETARY AND CONFIDENTIAL
10
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]