datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PM8315 View Datasheet(PDF) - PMC-Sierra

Part Name
Description
View to exact match
PM8315 Datasheet PDF : 330 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
STANDARD PRODUCT
DATASHEET
PMC-1981125
ISSUE 7
PM8315 TEMUX
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
Provides performance monitoring counters sufficiently large as to allow
performance monitor counter polling at a minimum rate of once per second.
Optionally, updates the performance monitoring counters and interrupts the
microprocessor once per second, timed to the receive line.
Provides a two-frame elastic store buffer for backplane rate adaptation that
performs controlled slips and indicates slip occurrence and direction.
Frames to the E1 signaling multiframe alignment when enabled and extracts
channel associated signaling. Alternatively, a common channel signaling data
link may be extracted from timeslot 16.
Can be programmed to generate an interrupt on change of signaling state.
Provides trunk conditioning which forces programmable trouble code
substitution and signaling conditioning on all channels or on selected
channels.
A pseudo-random sequence user selectable from 211 –1, 215 –1 or220 –1, may
be detected in the E1 stream in either the ingress or egress directions. The
detector counts pattern errors using a 24-bit non-saturating PRBS error
counter. The pseudo-random sequence can be the entire E1 or any
combination of timeslots within the framed E1.
Line side interface is from the SONET/SDH Drop bus via the VT2 or TU-12
demapper.
System side interface is either serial clock and data, MVIP or SBI bus.
Provides external access for up to two de-jittered recovered E1 clocks.
Each one of 28 T1 transmitter sections:
May be timed to its associated receive clock (loop timing) or may derive its
timing from a common egress clock or a common transmit clock; the transmit
line clock may be synthesized from an N*8kHz reference.
Provides minimum ones density through Bell (bit 7), GTE or “jammed bit 8”
zero code suppression on a per-DS0 basis.Provides a 128 byte buffer to
allow insertion of the facility data link using the host interface.
Supports transmission of the alarm indication signal (AIS) or the Yellow alarm
signal in both SF and ESF formats.
PROPRIETARY AND CONFIDENTIAL
5
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]