datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MPC9315 View Datasheet(PDF) - Motorola => Freescale

Part Name
Description
View to exact match
MPC9315
Motorola
Motorola => Freescale Motorola
MPC9315 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MPC9315
DC CHARACTERISTICS (VCC = 3.3V ± 5%, TA = –40° to 85°C)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
VIH
Input High Voltage
2.0
VCC + 0.3
V
LVCMOS
VIL
VOH
VOL
Input Low Voltage
Output High Voltage
Output Low Voltage
ZOUT Output Impedance
0.8
V
LVCMOS
2.4
V
IOH=-24 mAa
0.55
V
IOL= 24mAa
0.30
V
IOL= 12mA
14 - 17
W
IIN
Input Currentb
±200
µA
VIN = VCC or GND
ICCA Maximum PLL Supply Current
3.5
7.0
mA
VCCA Pin
ICCQ Maximum Quiescent Supply Current
1.0
mA
All VCC Pins
a. The MPC9315 is capable of driving 50transmission lines on the incident edge. Each output drives one 50parallel terminated transmission
line to a termination voltage of VTT. Alternatively, the device drives up to two 50series terminated transmission lines.
b. Inputs have pull–up or pull–down resistors affecting the input current.
AC CHARACTERISTICS (VCC = 3.3V ± 5%, TA = –40° to 85°C)a
Symbol
Characteristics
Min
Typ
fref
Input Frequency
÷1 feedback
÷2 feedback
÷4 feedback
100c
37.50
18.75
Max
Unit
Condition
160
MHz PLL locked
80
MHz PLL locked
40
MHz PLL locked
fVCO
fMAX
PLL bypass mode
VCO Lock Range
Maximum Output Frequency
÷1 output
÷2 output
÷4 output
0
75c
75
37.50
18.75
TBD
160
160
80
40
MHz
MHz
MHz
MHz
MHz
VCCA = GND
frefDC
tr, tf
t()
Reference Input Duty Cycle
CLK0, CLK1 Input Rise/Fall Time
Propagation Delay CLK0 or CLK1 to FB
(Static Phase Offset)
25
–150
75
1.0
+150
%
ns
0.8 to 2.0V
ps
PLL locked
tSK()
Output-to-Output Skew
Within one bank
Any output
80
ps
120
ps
DC
Output Duty Cycle
45
50
55
%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
0.55 to 2.4V
tPLZ, HZ Output Disable Time
10
ns
tPZL, LZ Output Enable Time
10
ns
BW
PLL closed loop bandwidth ÷1 feedback
÷2 feedback
÷4 feedback
TBD
2.0 – 20
0.6 – 6.0
MHz
MHz
MHz
tJIT(CC) Cycle-to-Cycle Jitter
(1s)
tJIT(PER) Period Jitter
(1s)
tJIT() I/O Phase Jitter
(1s)
10
8.0
8.0 – 25b
22
15
TBD
ps
RMS value
ps
RMS value
ps
RMS value
tLOCK
Maximum PLL Lock Time
1.0
ms
a. AC characteristics apply for parallel output termination of 50to VTT.
b. I/O jitter depends on VCO frequency. Please see application section for I/O jitter versus VCO frequency characteristics.
c. The VCO range in ÷1 feedback configuration (e.g. QAx connected to FBx and FSELA = 0) is limited to 100 fVCO 160 MHz. Please see
next revision of the MPC9315 for improved VCO frequency range.
MOTOROLA
4
TIMING SOLUTIONS
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]