datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

74AC109 View Datasheet(PDF) - ON Semiconductor

Part Name74AC109 ON-Semiconductor
ON Semiconductor ON-Semiconductor
DescriptionDual JK Positive Edge−Triggered Flip−Flop


74AC109 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
MC74AC109, MC74ACT109
PACKAGE DIMENSIONS
0.15 (0.006) T U S
16
2X L/2
L
PIN 1
IDENT.
1
0.15 (0.006) T U S
C
0.10 (0.004)
TSEATING
PLANE
D
TSSOP16
DT SUFFIX
16 PIN PLASTIC TSSOP PACKAGE
CASE948F01
ISSUE O
16X K REF
0.10 (0.004) M
9
8
A
V
G
T U S VS
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
K
Y14.5M, 1982.
B
U
J1
J
ÇÇÉÉÇÇÉÉK1 ÇÇÉÉ
SECTION NN
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
N
0.25 (0.010)
MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE −W−.
M
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
N
A 4.90 5.10 0.193 0.200
B 4.30 4.50 0.169 0.177
F
C −−− 1.20 −−− 0.047
D 0.05 0.15 0.002 0.006
DETAIL E
F 0.50 0.75 0.020 0.030
G
0.65 BSC
0.026 BSC
H 0.18 0.28 0.007 0.011
J 0.09 0.20 0.004 0.008
W
J1 0.09 0.16 0.004 0.006
K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
H DETAIL E
L
6.40 BSC
0.252 BSC
M 0_ 8_ 0_ 8_
16
1
Z
D
e
b
0.13 (0.005) M
EIAJ16
M SUFFIX
16 PIN PLASTIC EIAJ PACKAGE
CASE96601
ISSUE O
9
E HE
8
LE
Q1
M_
L
DETAIL P
VIEW P
A
c
A1
0.10 (0.004)
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
A
−−− 2.05 −−− 0.081
A1 0.05 0.20 0.002 0.008
b 0.35 0.50 0.014 0.020
c 0.18 0.27 0.007 0.011
D 9.90 10.50 0.390 0.413
E 5.10 5.45 0.201 0.215
e
1.27 BSC
0.050 BSC
HE 7.40 8.20 0.291 0.323
L 0.50 0.85 0.020 0.033
LE 1.10 1.50 0.043 0.059
M
0 _ 10 _ 0 _ 10 _
Q1 0.70 0.90 0.028 0.035
Z
−−− 0.78 −−− 0.031
http://onsemi.com
8
Direct download click here

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH

• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs

Share Link : ON-Semiconductor

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]