datasheetbank_Logo    数据手册搜索引擎和 Datasheet免费下载 PDF
零件编号 :

24WC01 查看數據表(PDF) - Catalyst Semiconductor => Onsemi

零件编号24WC01 Catalyst
Catalyst Semiconductor => Onsemi Catalyst
产品描述 (功能)1K/2K/4K/8K/16K-Bit Serial E2PROM
24WC01 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
CAT24WC01/02/04/08/16
using either 24WC01 or 24WC02 device. All three
address pins are used for these densities. If only one
24WC02 is addressed on the bus, all three address pins
(A0, A1and A2) can be left floating or connected to VSS.
If only one 24WC01 is addressed on the bus, all three
address pins (A0, A1and A2) must be connected to VSS.
A total of four devices can be addressed on a single bus
when using 24WC04 device. Only A1 and A2 address
pins are used with this device. The A0 address pin is a
no connect pin and can be tied to VSS or left floating. If
only one 24WC04 is being addressed on the bus, the
address pins (A1 and A2) can be left floating or con-
nected to VSS.
Only two devices can be cascaded when using 24WC08.
The only address pin used with this device is A2. The A0
and A1 address pins are no connect pins and can be tied
to VSS or left floating. If only one 24WC08 is being
addressed on the bus, the address pin (A2) can be left
floating or connected to VSS.
The 24WC16 is a stand alone device. In this case, all
address pins (A0, A1and A2) are no connect pins and
can be tied to VSS or left floating.
WP: Write Protect
If the WP pin is tied to VCC the entire memory array
becomes Write Protected (READ only). When the WP
pin is tied to VSS or left floating normal read/write opera-
tions are allowed to the device.
I2C BUS PROTOCOL
The following defines the features of the I2C bus proto-
col:
(1) Data transfer may be initiated only when the bus is
not busy.
Figure 4. Acknowledge Timing
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24WC01/02/04/08/16
monitor the SDA and SCL lines and will not respond until
this condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
START condition. The Master then sends the address
of the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are fixed
as 1010 for the CAT24WC01/02/04/08/16 (see Fig. 5).
The next three significant bits (A2, A1, A0) are the device
address bits and define which device or which part of the
device the Master is accessing. Up to eight CAT24WC01/
02, four CAT24WC04, two CAT24WC08, and one
CAT24WC16 may be individually addressed by the
system. The last bit of the slave address specifies
whether a Read or Write operation is to be performed.
When this bit is set to 1, a Read operation is selected,
and when set to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24WC01/02/04/08/16 monitors
the bus and responds with an acknowledge (on the SDA
SCL FROM
1
MASTER
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
5
8
9
ACKNOWLEDGE
5020 FHD F06
Doc. No. 25051-00 3/98 S-1
Direct download click here
 

DESCRIPTION
The CAT24WC01/02/04/08/16 is a 1K/2K/4K/8K/16K bit Serial CMOS E2PROM internally organized as 128/256/512/1024/2048 words of 8 bits each. Catalyst’s advanced CMOS technology substantially reduces device power requirements. The the CAT24WC01/02/04/08/16 feature a 16-byte page write buffer. The device operates via the I2C bus serial interface, has a special write protection feature, and is available in 8-pin DIP, 8-pin SOIC or 8-pin TSSOP.

FEATURES
■ 400 KHZ I2C Bus Compatible*
■ 1.8 to 6.0Volt Operation
■ Low Power CMOS Technology
■ Write Protect Feature
   — Entire Array Protected When WP at VIH
■ Page Write Buffer
■ Self-Timed Write Cycle with Auto-Clear
■ 1,000,000 Program/Erase Cycles
■ 100 Year Data Retention
■ 8-pin DIP, 8-pin SOIC or 8 pin TSSOP
■ Commercial, Industrial and Automotive Temperature Ranges

 

Share Link : Catalyst
@ 2014 - 2018  [ 首页 ] [ 隐私政策 ]