datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MIC706N View Datasheet(PDF) - Micrel

Part Name
Description
View to exact match
MIC706N Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
MIC705/06/07/08
Pin Configuration
MR 1
VCC 2
GND 3
PFI 4
MIC705
MIC706
8 WDO
7 RESET
6 WDI
5 PFO
Micrel, Inc.
Pin Description
Pin Number Pin Number
MIC705/06 MIC707/08
1
1
2
2
3
3
4
4
5
5
6
N/A
N/A
6
7
7
8
N/A
N/A
8
MR 1
VCC 2
GND 3
PFI 4
MIC707
MIC708
8 RESET
7 RESET
6 NC
5 PFO
8-Pin PDIP Package
8-Pin SOIC Package
Pin Name
/MR
VCC
GND
PFI
/PFO
WDI
N/C
/RESET
/WDO
RESET
Pin Function
Manual Reset Input forces /RESET to assert when pulled below 0.8V. An
internal pull-up current of 250µA on this input forces it high when left floating.
this input can also be driven from TTL or CMOS logic.
Primary supply input, +5V
IC ground pin, 0V reference
Power Fail Input. Internally connected to the power fail comparator which
is referenced to 1.25V. The Power Fail Output (/PFO) remains high if PFI
is above 1.25V. PFI should be connected to GND or VOUT if the power fail
comparator is not used.
Power Fail Output. The power fail comparator is independent of all other
function on this device.
Watch Dog Input. The WDI input monitors microprcessor activity, an internal
watchdog timer resets itself with each transition on the watchdog input. If the
WDIpin is held high or low for longer than the watchog timeout period, /WDO
is forced to active low. the watchdog function can be diabled by floating the
WDI pin.
Not Internally Connected
/RESET is asserted if either VCCgoes below the reset threshold voltage or
by low signal on the manual reset input (/MR). /RESET remains asserted for
one reset timeout period (200ms) after VCC exceeds the reset threshold volt-
age or after the manual reset pin transition from low to high. The watchdog
timer will not assert /RESET unless /WDO is connected to /MR
Output for the Watchdog Timer. The watchdog timer resets itself with each
transition o the watchdog input. If the WDI pin is held high or low for longer
than the watchdog timeout period, /WDO is forced low. /WDO will also be
forced low id VCC is below the reset threshold voltageand will remain low
until VCC returns to a valid level.
RESET is the compliment of /RESET and is asserted if either VCC goes be-
low the reset threshold voltage or by a low signal on the manual reset input
(/MR). RESET is suitable for microprocessor systems that use active high
reset.
MIC705/06/07/08
2
January 2006
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]