datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74VHC112MTC View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
74VHC112MTC
Fairchild
Fairchild Semiconductor Fairchild
74VHC112MTC Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
AC Electrical Characteristics
Symbol
Parameter
VCC
TA = 25°C
TA = −40°C to +85°C
Units
(V)
Min
Typ
Max
Min
Max
Conditions
fMAX
tPLH
tPHL
tPLH
tPHL
CIN
CPD
Maximum Clock
Frequency
3.3 ± 0.3 110
150
90
120
100
MHz CL = 15 pF
80
CL = 50 pF
5.0 ± 0.5 150
200
120
185
135
MHz CL = 15 pF
110
CL = 50 pF
Propagation Delay
Time (CP to Qn or Qn)
3.3 ± 0.3
8.5
11.0
1.0
13.4
ns CL = 15 pF
10.0
15.0
1.0
16.5
CL = 50 pF
5.0 ± 0.5
5.1
7.3
1.0
8.8
ns CL = 15 pF
6.3
10.5
1.0
12.0
CL = 50 pF
Propagation Delay Time
(PR or CLR to Qn or Qn)
3.3 ± 0.3
6.7
10.2
1.0
11.7
ns CL = 15 pF
9.7
13.5
1.0
15.0
CL = 50 pF
5.0 ± 0.5
4.6
6.7
1.0
8.0
ns CL = 15 pF
6.4
9.5
1.0
11.0
CL = 50 pF
Input Capacitance
4
10
10
pF VCC = Open
Power Dissipation
18
pF (Note 3)
Capacitance
Note 3: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average
operating current can be obtained from the equation: ICC (opr.) = CPD * VCC * fIN + ICC/4 (per F/F), and the total CPD when n pcs of the Flip-Flop operate can
be calculated by the following equation: CPD (total) = 30 + 14 • n
AC Operating Requirements
Symbol
Parameter
tW
Minimum Pulse Width
(CP or CLR or PR)
tS
Minimum Setup Time
(Jn or Kn to CPn)
tH
Minimum Hold Time
(Jn or Kn to CPn)
tREC
Minimum Recovery Time
(CLR or PR to CP)
Note 4: VCC is 3.3 ± 0.3V or 5.0 ± 0.5V
VCC
(Note 4)
(V)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
TA = 25°C
TA = −40°C to +85°C
Typ
Guaranteed Minimum
5.0
5.0
5.0
5.0
5.0
5.0
4.0
4.0
1.0
1.0
1.0
1.0
6.0
6.0
5.0
5.0
Units
ns
ns
ns
ns
www.fairchildsemi.com
4
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]