datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

TAS5704 View Datasheet(PDF) - Texas Instruments

Part NameDescriptionManufacturer
TAS5704 20-W Stereo Digital Audio Power Amplifier With Feedback TI
Texas Instruments TI
TAS5704 Datasheet PDF : 34 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
TAS5704
SLOS563 – MARCH 2008
www.ti.com
Left-Justified
Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it
is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32,
48, or 64 × fs is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK
toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused
trailing data bit positions.
LRCK
L-Channel
1/fS
R-Channel
SLCK
(= 32 fS, 48 fS, or 64 fS)
DATA
N−1 N−2 N−3
MSB
21 0
N−1 N−2 N−3
LSB
MSB
Figure 27. Left-Justified Format
2 10
LSB
N–1 N–2
Right-Justified
Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when
it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at
32, 48, or 64 × fs is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for
24-bit data) after LRCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before
LRCLK transitions. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks
unused leading data bit positions.
LRCK
1/fS
L-Channel
R-Channel
SCLK
(= 32 fS, 48 fS, or 64 fS)
16-Bit Right-Justified, SCLK = 48 fS or 64 fS
DATA 2 1 0
15 14 13
16-Bit Right-Justified, SCLK = 32 fS
DATA 2 1 0 15 14 13
MSB
MSB
18-Bit Right-Justified, SCLK = 48 fS or 64 fS
DATA 2 1 0
17 16 15
MSB
20-Bit Right-Justified, SCLK = 48 fS or 64 fS
DATA 2 1 0
19 18 17
24-Bit Right-Justified, SCLK = 48 fS
DATA 2 1 0 23 22 21
MSB
MSB
24-Bit Right-Justified, SCLK = 64 fS
DATA 2 1 0
23 22 21
MSB
210
LSB
2 1 0 15 14 13
LSB
MSB
15 14 13
MSB
210
LSB
210
LSB
17 16 15
MSB
19 18 17
MSB
2 1 0 23 22 21
LSB
MSB
210
LSB
23 22 21
MSB
210
LSB
210
LSB
210
LSB
210
LSB
210
LSB
210
LSB
Figure 28. Right-Justified Format
20
Submit Documentation Feedback
Product Folder Link(s): TAS5704
Copyright © 2008, Texas Instruments Incorporated
Direct download click here
 

Share Link : TI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]