datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADG774ABCPZ-REEL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADG774ABCPZ-REEL Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADG774A
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
IN 1
S1A 2
S1B 3
D1 4
S2A 5
S2B 6
D2 7
GND 8
16 VDD
15 EN
ADG774A
TOP VIEW
(Not to Scale)
14 S4A
13 S4B
12 D4
11 S3A
10 S3B
9 D3
Figure 2. QSOP Pin Configuration
S1B 1
D1 2
S2A 3
S2B 4
PIN 1
INDICATOR
ADG774A
TOP VIEW
(Not to Scale)
12 S4A
11 S4B
10 D4
9 S3A
NOTES
1. THE EXPOSED PAD SHOULD
BE TIED TO GND.
Figure 3. LFCSP Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
QSOP LFCSP
Mnemonic
1
15
IN
2
16
S1A
3
1
S1B
4
2
D1
5
3
S2A
6
4
S2B
7
5
D2
8
6
GND
9
7
D3
10
8
S3B
11
9
S3A
12
10
D4
13
11
S4B
14
12
S4A
15
13
EN
16
14
VDD
Function
Logic Control Input.
Source Terminal 1A. May be an input or output.
Source Terminal 1B May be an input or output.
Drain Terminal D1. May be an input or output.
Source Terminal 2A. May be an input or output.
Source Terminal 2B. May be an input or output.
Drain Terminal D2. May be an input or output.
Ground (0 V) Reference.
Drain Terminal D3. May be an input or output.
Source Terminal 3B. May be an input or output.
Source Terminal 3A. May be an input or output.
Drain Terminal D4. May be an input or output.
Source Terminal 4B. May be an input or output.
Source Terminal 4A. May be an input or output.
Logic Control Input. When high, all switches are disabled.
Most Positive Power Supply Potential.
Table 5. Truth Table
EN
IN
D1
D2
D3
D4
1
X
Hi-Z
Hi-Z
Hi-Z
Hi-Z
0
0
S1A
S2A
S3A
S4A
0
1
S1B
S2B
S3B
S4B
Function
DISABLE
IN = 0
IN = 1
Rev. B | Page 6 of 16
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]