datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

STD5NE10T4 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
STD5NE10T4 Datasheet PDF : 3 Pages
1 2 3
STD5NE10
ELECTRICAL CHARACTERISTICS (continued)
SWITCHING ON
Symbo l
td(on)
tr
P ar am et e r
Turn-on Delay Time
Rise Time
Qg
Total Gate Charge
Q gs Gat e-Source Charge
Qgd Gat e-Drain Charge
Test Conditions
VDD = 50 V
ID = 3.5 A
RG = 4.7
VGS = 10 V
(Resistive Load, see fig. 3)
VDD = 80 V ID = 5 A VGS = 10 V
Min.
Typ.
6.5
15
14
6
4
Max.
18
Unit
ns
ns
nC
nC
nC
SWITCHING OFF
Symbo l
td(off)
tf
P ar am et e r
Turn-off Delay Time
Fall Time
tr (Voff)
tf
tc
Off-voltage Rise T ime
Fall Time
Cross-over Time
Test Conditions
VDD = 50 V
ID = 3.5 A
RG = 4.7
VGS = 10 V
(Resistive Load, see fig. 3)
VDD = 80 V
ID = 7 A
RG = 4.7
VGS = 10 V
(Induct ive Load, see fig. 5)
Min.
Typ.
25
7
7
8
16
Max.
Unit
ns
ns
ns
ns
ns
SOURCE DRAIN DIODE
Symbo l
P ar am et e r
Test Conditions
ISD
ISDM ()
Source-drain Current
Source-drain Current
( pu ls ed)
VSD () Forward On Voltage
ISD = 8 A VGS = 0
trr
Reverse Recovery
Time
Qrr
Reverse Recovery
Charge
ISD = 5 A
VDD = 50 V
di/dt = 100 A/µs
Tj = 150 oC
(see test circuit, fig. 5)
I R RM
Reverse Recovery
Current
() Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %
() Pulse width limited by safe operating area
Min.
Typ.
Max.
5
20
Unit
A
A
1.5
V
75
ns
210
nC
5.5
A
Safe Operating Area for
Thermal Impedance
3/9
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]