datasheetbank_Logo     Технический паспорт Поисковая и бесплатно техническое описание Скачать

AK4527B Просмотр технического описания (PDF) - Asahi Kasei Microdevices

Номер в каталогеКомпоненты Описаниепроизводитель
AK4527B High Performance Multi-channel Audio CODEC AKM
Asahi Kasei Microdevices AKM
AK4527B Datasheet PDF : 33 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
ASAHI KASEI
[AK4527B]
n Serial Control Interface
The AK4527B can control its functions via registers. Internal registers may be written by 2 types of control mode. The
chip address is determined by the state of the CAD0 and CAD1 inputs. PDN = “L” initializes the registers to their default
values. Writing “0” to the RSTN bit can initialize the internal timing circuit. But in this case, the register data is not be
initialized. When the state of P/S pin is changed, the AK4527B should be reset by PDN pin.
* Writing to control register is invalid when PDN = “L” or the MCLK is not fed.
* AK4527B does not support the read command.
(1) 3-wire Serial Control Mode (I2C = “L”)
Internal registers may be written to the 3 wire µP interface pins (CSN,CCLK and CDTI). The data on this interface
consists of Chip address (2bits, CAD0/1), Read/Write (1bit, Fixed to “1”; Write only), Register address (MSB first,
5bits) and Control data (MSB first, 8bits). Address and data is clocked in on the rising edge of CCLK and data is
clocked out on the falling edge. For write operations, data is latched after a low-to-high transition of CSN. The clock
speed of CCLK is 5MHz(max). The CSN pins should be held to “H” except for access.
CSN
CCLK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CDTI
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
C1-C0: Chip Address (C1=CAD1, C0=CAD0)
R/W: Read/Write (Fixed to “1” : Write only)
A4-A0: Register Address
D7-D0: Control Data
Figure 8. 3-wire Serial Control I/F Timing
(2) I2C Bus Control Mode (I2C = “H”)
Internal registers may be written to I2C Bus interface pins: SCL & SDA. The data on this interface consists of Chip
address (2bits, CAD0/1), Read/Write (1bit, Fixed to “0”; Write only), Register address (MSB first, 5bits) and
Control data (MSB first, 8bits). Address and data is clocked in on the rising edge of SCL and data is clocked out on
the falling edge. Data can be written after a high-to-low transition of SDA when SCL is “H”(start condition), and is
latched after a low-to-high transition of SDA when SCL is “H”(stop condition). The clock speed of SCL is
100kHz(max). The CSN pin should be connected to DVDD at I2C Bus control mode. The AK4527B does not have a
register address auto increment capability.
R/W ACK
ACK
ACK
SDA
0 0 1 0 0 C1 C0
0 0 0 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
SCL
Start
Stop
C1-C0: Chip Address (C1=CAD1, C0=CAD0)
R/W: Read/Write (Fixed to “0” : Write only)
A4-A0: Register Address
D7-D0: Control Data
ACK: Acknowledge
Figure 9. I2C-bus Control I/F Timing
MS0056-E-00
- 22 -
2000/10
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2020 [ политика конфиденциальности ] [ Запрос Даташит ]