datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

STA013T View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
STA013T
ST-Microelectronics
STMicroelectronics ST-Microelectronics
STA013T Datasheet PDF : 38 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STA013 - STA013B - STA013T
3.1.2 - Stop condition
STOP is identified by low to high transition of the
data bus SDA signal while the clock signal SCL is
stable in the high state. A STOP condition termi-
nates communications between STA013 and the
bus master.
3.1.3 - Acknowledge bit
An acknowledge bit is used to indicate a success-
ful data transfer. The bus transmitter, either mas-
ter or slave, releases the SDA bus after sending
8 bit of data.
During the 9th clock pulse the receiver pulls the
SDA bus low to acknowledge the receipt of 8 bits
of data.
3.1.4 - Data input
During the data input the STA013 samples the
SDA signal on the rising edge of the clock SCL.
For correct device operation the SDA signal has
to be stable during the rising edge of the clock
and the data can change only when the SCL line
is low.
3.2 - DEVICE ADDRESSING
To start communication between the master and
the STA013, the master must initiate with a start
condition. Following this, the master sends onto
the SDA line 8 bits (MSB first) corresponding to
the device select address and read or write
mode.
Figure 10. Write Mode Sequence
The 7 most significant bits are the device address
identifier, corresponding to the I2C bus definition.
For the STA013 these are fixed as 1000011.
The 8th bit (LSB) is the read or write operation
RW, this bit is set to 1 in read mode and 0 for
write mode. After a START condition the STA013
identifies on the bus the device address and, if a
match is found, it acknowledges the identification
on SDA bus during the 9th bit time. The following
byte after the device identification byte is the in-
ternal space address.
3.3 - WRITE OPERATION (see fig. 10)
Following a START condition the master sends a
device select code with the RW bit set to 0.
The STA013 acknowledges this and waits for the
byte of internal address.
After receiving the internal bytes address the
STA013 again responds with an acknowledge.
3.3.1 - Byte write
In the byte write mode the master sends one data
byte, this is acknowledged by STA013. The mas-
ter then terminates the transfer by generating a
STOP condition.
3.3.2 - Multibyte write
The multibyte write mode can start from any inter-
nal address. The transfer is terminated by the
master generating a STOP condition.
BYTE
WRITE
START
DEV-ADDR
ACK
RW
MULTIBYTE
WRITE
DEV-ADDR
ACK
START
RW
Figure 11. Read Mode Sequence
SUB-ADDR
ACK
SUB-ADDR
ACK
DATA IN
DATA IN
ACK
STOP
ACK
DATA IN
D98AU825B
ACK
STOP
CURRENT
ADDRESS
READ
START
RANDOM
ADDRESS
READ
START
SEQUENTIAL
CURRENT
READ
START
SEQUENTIAL
RANDOM
READ
START
ACK
DEV-ADDR
DEV-ADDR
RW
ACK
DEV-ADDR
RW
RW= ACK
HIGH
DEV-ADDR
ACK
RW
DATA
SUB-ADDR
DATA
NO ACK
STOP
ACK
DEV-ADDR
START
ACK
DATA
ACK
RW
ACK
SUB-ADDR
ACK
START
DEV-ADDR
ACK
RW
DATA
DATA
DATA
NO ACK
STOP
NO ACK
ACK
STOP
DATA
ACK
D98AU826A
DATA
NO ACK
STOP
10/38
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]