datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PM8313D3MX View Datasheet(PDF) - PMC-Sierra

Part Name
Description
View to exact match
PM8313D3MX
PMC-Sierra
PMC-Sierra PMC-Sierra
PM8313D3MX Datasheet PDF : 192 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
DATA SHEET
PMC-920702
ISSUE 5
PM8313 D3MX
M13 MULTIPLEXER
Pin Name
ROHCLK
ROH
ROHFP
RLOS
REXZ
Type Pin No. Function
Output
Output
Output
Output
21 The receive overhead clock (ROHCLK) cycles
once per overhead bit. ROHCLK is nominally a
526 kHz clock. ROOF, RFERF, RAIS, RIDL,
RFERR, ROH, and ROHFP are updated on the
falling edge of ROHCLK.
20 The receive overhead data (ROH) signal
contains the overhead bits (C, F, X, P, and M)
extracted from the received DS3 stream. ROH
is updated on the falling edge of ROHCLK.
19 The receive overhead frame position (ROHFP)
signal may be used to locate the individual
overhead bits in the received overhead data
stream, ROH. ROHFP is high during the X1
overhead bit position in the ROH stream.
ROHFP is updated on the falling edge of
ROHCLK.
22 The receive loss of signal (RLOS) status is set
high when the dual rail NRZ format stream is
selected, and 175 successive zeros are
detected on the RPOS and RNEG inputs.
RLOS is set low when the ones' density is
greater than 33% for 175 ± 1 bit periods on the
RPOS and RNEG inputs. RLOS is updated on
the falling edge of ROCLK.
Output
25 The receive excessive zero (REXZ) signal
indicates the presence of 3 or more
consecutive zeros in the received DS3 bipolar
stream. REXZ pulses high for one ROCLK
cycle whenever 3 or more consecutive zeros
are detected. When the Receive DS3 interface
is configured to for uni-polar data, the REXZ
output is forced low. REXZ is updated on the
falling edge of ROCLK.
16
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]