datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

HM5225165B-75 View Datasheet(PDF) - Elpida Memory, Inc

Part Name
Description
View to exact match
HM5225165B-75 Datasheet PDF : 63 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
HM5225165B/HM5225805B/HM5225405B-75/A6/B6
Write command to Write command interval:
1. Same bank, same ROW address: When another write command is executed at the same ROW address
of the same bank as the preceding write command, the second write can be performed after an interval of no
less than 1 clock. In the case of burst writes, the second write command has priority.
WRITE to WRITE Command Interval (same ROW address in same bank)
CLK
Command
Address
ACTV
Row
WRIT WRIT
Column A Column B
BS
Din
in A0 in B0 in B1 in B2 in B3
Bank0
Active
Column =A Column =B
Write
Write
Burst Write Mode
Burst Length = 4
Bank 0
2. Same bank, different ROW address: When the ROW address changes, consecutive write commands
cannot be executed; it is necessary to separate the two write commands with a precharge command and a
bank-active command.
3. Different bank: When the bank changes, the second write can be performed after an interval of no less
than 1 clock, provided that the other bank is in the bank-active state. In the case of burst write, the second
write command has priority.
WRITE to WRITE Command Interval (different bank)
CLK
Command
Address
ACTV
Row 0
BS
Din
Bank0
Active
ACTV WRIT WRIT
Row 1 Column A Column B
in A0 in B0 in B1 in B2 in B3
Bank3 Bank0 Bank3
Active Write Write
Burst Write Mode
Burst Length = 4
Data Sheet E0082H10
28
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]