datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

HM5225165B-75 View Datasheet(PDF) - Elpida Memory, Inc

Part Name
Description
View to exact match
HM5225165B-75 Datasheet PDF : 63 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
HM5225165B/HM5225805B/HM5225405B-75/A6/B6
Write operation: Burst write or single write mode is selected by the OPCODE (BA1, BA0, A12, A11, A10,
A9, A8) of the mode register.
1. Burst write: A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write
starts in the same clock as a write command set. (The latency of data input is 0 clock.) The burst length can
be set to 1, 2, 4 and 8, like burst read operations. The write start address is specified by the column address
and the bank select address (BA0/BA1) at the write command set cycle.
CLK
Command
t RCD
ACTV
WRIT
Address
Row
BL = 1
Din
BL = 2
BL = 4
BL = 8
Column
in 0
in 0 in 1
in 0 in 1 in 2 in 3
in 0 in 1 in 2 in 3 in 4 in 5 in 6 in 7
CAS Latency = 2, 3
2. Single write: A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write
operation, data is only written to the column address and the bank select address (BA0/BA1) specified by the
write command set cycle without regard to the burst length setting. (The latency of data input is 0 clock).
CLK
Command
Address
Din
t RCD
ACTV
WRIT
Row
Column
in 0
Data Sheet E0082H10
24
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]