ST6391 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

View to exact match

ST6391

8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD

STMicroelectronics 

ST6391,92,93,95,97,99

SERIAL PERIPHERAL INTERFACE (Continued)

S-BUS/I2CBUS Timing Diagrams

The clock of the S-BUS/I2CBUS of the ST639x SPI

(single master only) has a fixed bus clock fre-

quency of 62.5KHz. All the devices connected to

the bus must be able to follow transfers with fre-

quencies up to 62.5KHz, either by being able to

transmit or receive at that speed or by applying the

clock synchronization procedure which will force

the master into a wait state and stretch low peri-

ods.

Figure 46. S-BUS Timing Diagram

37/64

®

Share Link: