datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P80C32E-16 View Datasheet(PDF) - Temic Semiconductors

Part Name
Description
View to exact match
P80C32E-16 Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
80C32/80C52
Explanation of the AC Symbol
Each timing symbol has 5 characters. The first character
is always a “T” (stands for time). The other characters,
depending on their positions, stand for the name of a
signal or the logical status of that signal. The following
is a list of all the characters and what they stand for.
Example :
TAVLL = Time for Address Valid to ALE low.
TLLPL = Time for ALE low to PSEN low.
A : Address.
C : Clock.
D : Input data.
H : Logic level HIGH
I : Instruction (program memory contents).
L : Logic level LOW, or ALE.
P : PSEN.
Q : Output data.
R : READ signal.
T : Time.
V : Valid.
W : WRITE signal.
X : No longer a valid logic level.
Z : Float.
AC Parameters
TA = 0 to + 70°C ; Vss = 0 V ; Vcc = 5 V ± 10 % ; F = 0 to 44 MHz
TA = 0 to +70°C ; Vss = 0 V ; 2.7 V < Vcc < 5.5 V ; F = 0 to 16 MHz
TA = –40° to + 85°C ; Vss = 0 V ; 2.7 V < Vcc < 5.5 V ; F = 0 to 16 MHz
TA = –55° + 125°C ; Vss = 0 V ; Vcc = 5 V ± 10 % ; F = 0 to 36 MHz
(Load Capacitance for PORT 0, ALE and PSEN = 100 pF ; Load Capacitance for all other outputs = 80 pF)
External Program Memory Characteristics (values in ns)
SYM-
BOL
TLHLL
TAVLL
TLLAX
TLLIV
TLLPL
TPLPH
TPLIV
TPXIX
TPXIZ
TPXAV
TAVIV
TPLAZ
PARAMETER
ALE Pulse Width
Address valid to ALE
Address Hold After ALE
ALE to valid instr in
ALE to PSEN
PSEN pulse Width
PSEN to valid instr in
Input instr Hold After PSEN
Input instr Float After PSEN
PSEN to Address Valid
Address to Valid instr in
PSEN low to Address Float
16 MHz 20 MHz 25 MHz 30 MHz 36 MHz 40 MHz 42 MHz 44 MHz
min max min max min max min max min max min max min max min max
110
90
70
60
50
40
35
30
40
30
20
15
10
9
8
7
35
35
35
35
35
30
25
17
185
170
130
100
80
70
65
65
45
40
30
25
20
15
13
12
165
130
100
80
75
65
60
54
125
110
85
65
50
45
40
35
0
0
0
0
0
0
0
0
50
45
35
30
25
20
15
10
55
50
40
35
30
25
20
15
230
210
170
130
90
80
75
70
10
10
8
6
5
5
5
5
External Program Memory Read Cycle
TAVIV
MATRA MHS
15
Rev. G (14 Jan. 97)
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]