datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MAX11044 View Datasheet(PDF) - Maxim Integrated

Part Name
Description
View to exact match
MAX11044 Datasheet PDF : 28 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MAX11044/MAX11044B/MAX11045/MAX11045B/
MAX11046/MAX11046B/MAX11054/MAX11055/MAX11056
4-/6-/8-Channel, 16-/14-Bit,
Simultaneous-Sampling ADCs
MAX11044/
MAX11044B
(TQFP-EP)
1
2
3
4
5
6
7
8, 22, 59
9, 21, 60
10
11
12
13
14
15
16
17
PIN
MAX11045/
MAX11045B
(TQFP-EP)
1
2
3
4
5
6
7
8, 22, 59
9, 21, 60
10
11
12
13
14
15
16
17
MAX11046/
MAX11046B
(TQFP-EP)
1
2
3
4
5
6
7
8, 22, 59
9, 21, 60
10
11
12
13
14
15
16
17
18
18
18
19
19
19
20
20
20
23, 28, 32, 38,
43, 49, 53, 58
24, 29, 35, 46,
52, 57
25, 30, 36, 45,
51, 56
23, 28, 32, 38,
43, 49, 53, 58
24, 29, 35, 46,
52, 57
25, 30, 36, 45,
51, 56
23, 28, 32, 38,
43, 49, 53, 58
24, 29, 35, 46,
52, 57
25, 30, 36, 45,
51, 56
Pin Description (continued)
NAME
FUNCTION
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DGND
DVDD
DB7
DB6
DB5
DB4
DB3/CR3
DB2/CR2
DB1/CR1
DB0/CR0
EOC
CONVST
SHDN
AGNDS
AVDD
AGND
16-Bit Parallel Data Bus Digital Output Bit 14
16-Bit Parallel Data Bus Digital Output Bit 13
16-Bit Parallel Data Bus Digital Output Bit 12
16-Bit Parallel Data Bus Digital Output Bit 11
16-Bit Parallel Data Bus Digital Output Bit 10
16-Bit Parallel Data Bus Digital Output Bit 9
16-Bit Parallel Data Bus Digital Output Bit 8
Digital Ground
Digital Supply. Bypass to DGND with a 0.1μF capacitor
at each DVDD input.
16-Bit Parallel Data Bus Digital Output Bit 7
16-Bit Parallel Data Bus Digital Output Bit 6
16-Bit Parallel Data Bus Digital Output Bit 5
16-Bit Parallel Data Bus Digital Output Bit 4
16-Bit Parallel Data Bus Digital Output Bit 3/
Configuration Register Input Bit 3
16-Bit Parallel Data Bus Digital Output Bit 2/
Configuration Register Input Bit 2
16-Bit Parallel Data Bus Digital Output Bit 1/
Configuration Register Input Bit 1
16-Bit Parallel Data Bus Digital Output Bit 0/
Configuration Register Input Bit 0
Active-Low End-of-Conversion Output. EOC goes low
when conversion is completed. EOC goes high when a
conversion is initiated.
Convert Start Input. Rising edge of CONVST ends
sample and starts a conversion on the captured sample.
The ADC is in acquisition mode when CONVST is low
and CONVST mode = 0.
Shutdown Input. If SHDN is held high, the entire device
will enter and stay in a low-current state. Contents of
the configuration register are not lost when in the
shutdown mode.
Signal Ground. Connect all AGND and AGNDS inputs
together on PCB.
Analog Supply Input. Bypass AVDD to AGND with a
0.1μF capacitor at each AVDD input.
Analog Ground. Connect all AGND inputs together.
12
Maxim Integrated
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]