datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

A14100 View Datasheet(PDF) - Microsemi Corporation

Part Name
Description
View to exact match
A14100
Microsemi
Microsemi Corporation Microsemi
A14100 Datasheet PDF : 90 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
Accelerator Series FPGAs – ACT 3 Family
A1440A, A14V40A Timing Characteristics (continued)
Table 2-29 • A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
Dedicated (hardwired) I/O Clock Network
–3 Speed1 –2 Speed1 –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
tIOCKH Input Low to High (pad to I/O module
2.0
2.3
2.6
3.0
input)
3.5 ns
tIOPWH Minimum Pulse Width High
tIPOWL Minimum Pulse Width Low
tIOSAPW Minimum Asynchronous Pulse Width
tIOCKSW Maximum Skew
tIOP
Minimum Period
fIOMAX Maximum Frequency
Dedicated (hardwired) Array Clock
1.9
2.4
3.3
3.8
4.8
ns
1.9
2.4
3.3
3.8
4.8
ns
1.9
2.4
3.3
3.8
4.8
ns
0.4
0.4
0.4
0.4
0.4 ns
4.0
5.0
6.8
8.0
10.0
ns
250
200
150
125
100 MHz
tHCKH
Input Low to High (pad to S-module
input)
3.0
3.4
3.9
4.5
5.5 ns
tHCKL
Input High to Low (pad to S-module
input)
3.0
3.4
3.9
4.5
5.5 ns
tHPWH Minimum Pulse Width High
tHPWL Minimum Pulse Width Low
tHCKSW Delta High to Low, Low Slew
tHP
Minimum Period
fHMAX Maximum Frequency
Routed Array Clock Networks
1.9
2.4
3.3
3.8
4.8
ns
1.9
2.4
3.3
3.8
4.8
ns
0.3
0.3
0.3
0.3
0.3 ns
4.0
5.0
6.8
8.0
10.0
ns
250
200
150
125
100 MHz
tRCKH Input Low to High (FO = 64)
tRCKL Input High to Low (FO = 64)
tRPWH Min. Pulse Width High (FO = 64)
tRPWL Min. Pulse Width Low (FO = 64)
tRCKSW Maximum Skew (FO = 128)
tRP
Minimum Period (FO = 64)
fRMAX Maximum Frequency (FO = 64)
Clock-to-Clock Skews
3.7
4.1
4.7
5.5
9.0 ns
4.0
4.5
5.1
6.0
9.0 ns
3.3
3.8
4.2
4.9
6.5
ns
3.3
3.8
4.2
4.9
6.5
ns
0.7
0.8
0.9
1.0
1.0 ns
6.8
8.0
8.7
10.0
13.4
ns
150
125
115
100
75 MHz
tIOHCKSW I/O Clock to H-Clock Skew
0.0 1.7 0.0 1.8 0.0 2.0 0.0 2.2 0.0 3.0 ns
tIORCKSW I/O Clock to R-Clock Skew (FO = 64) 0.0 1.0 0.0 1.0 0.0 1.0 0.0 1.0 0.0 3.0 ns
(FO = 144)
0.0 3.0 0.0 3.0 0.0 3.0 0.0 3.0 0.0 3.0
tHRCKSW H-Clock to R-Clock Skew (FO = 64) 0.0 1.0 0.0 1.0 0.0 1.0 0.0 1.0 0.0 1.0 ns
(FO = 144)
0.0 3.0 0.0 3.0 0.0 3.0 0.0 3.0 0.0 3.0
Notes:
1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
http://www.microsemi.com/soc/support/notifications/default.aspx#pdn.
2. Delays based on 35 pF loading.
Revision 3
2- 33
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]