GS881E18 View Datasheet(PDF) - Giga Semiconductor
Part Name
Description
View to exact match
GS881E18 Datasheet PDF : 34 Pages
| |||
ByteSafe™ Parity Functions
Preliminary
GS881E18/36T-11/11.5/100/80/66
This SRAM includes a write data parity check that checks the validity of data coming into the RAM on write cycles. In Flow
Through mode, write data errors are reported in the cycle following the data input cycle. In Pipeline mode, write data errors are
reported one clock cycle later. (See Write Parity Error Output Timing Diagram.) The Data Parity Mode (DP) pin must be tied
high to set the RAM to check for even parity or low to check for odd parity. Read data parity is not checked by the RAM as data.
Validity is best established at the data’s destination. The Parity Error Output is an open drain output and drives low to indicate a
parity error. Multiple Parity Error Output pins may share a common pull-up resistor.
Write Parity Error Output Timing Diagram
CK
DQ
D In A
D In B
D In C
D In D
D In E
tKQ
tHZ
tLZ
tKQX
QE
Err A
Err C
DQ
D In A
D In B
D In C
D In D
D In E
tKQ
tHZ
tLZ
tKQX
QE
Err A
Err C
BPR 1999.05.18
Rev: 1.10 9/2000
7/34
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
|
|
Share Link: 