datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

UT62L1024I(Rev0_1) View Datasheet(PDF) - Utron Technology Inc

Part Name
Description
View to exact match
UT62L1024I
(Rev.:Rev0_1)
Utron
Utron Technology Inc Utron
UT62L1024I Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
UTRON
Preliminary Rev. 0.1
TIMING WAVEFORMS
READ CYCLE 1 (Address Controlled) (1,2,4)
tRC
Address
DOUT
tAA
tOH
UT62L1024(I)
128K X 8 BIT LOW POWER CMOS SRAM
tOH
Data Valid
READ CYCLE 2 ( CE1 , CE2 and OE Controlled) (1,3,5,6)
Address
CE1
t RC
t AA
t ACE1
CE2
t ACE2
OE
Dout
t CLZ1
t CLZ2
HIGH-Z
t OLZ
t OE
t CHZ1
t CHZ2
t OHZ
t OH
Data Valid
HIGH-Z
Notes :
1. WE is HIGH for a read cycle.
2. Device is continuously selected OE , CE 1 =VIL and CE2=VIH.
3. Address must be valid prior to or coincident with CE 1 low and CE2 high transition; otherwise tAA is the limiting parameter.
4. OE is low.
5. tCLZ1, tCLZ2, tOLZ, tCHZ1, tCHZ2 and tOHZ are specified with CL=5pF. Transition is measured ± 500mV from steady state.
6. At any given temperature and voltage condition, tCHZ1 is less than tCLZ1, tCHZ2 is less than tCLZ2, tOHZ is less than tOLZ.
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882 FAX: 886-3-5777919
6
P80078
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]