datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD5260 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD5260 Datasheet PDF : 24 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AD5260/AD5262
AD5260/AD5262
CS
ADDR
DECODE
RDAC1
RDAC2
CLK
SDI
SERIAL
REGISTER
Figure 48. Equivalent Input Control Logic
The target RDAC latch is loaded with the last eight bits of
the serial data word completing one RDAC update. For the
AD5262, two separate 9-bit data words must be clocked in to
change both VR settings.
During shutdown (SHDN), the SDO output pin is forced to the
off (logic high) state to disable power dissipation in the pull-up
resistor. See Figure 49 for the equivalent SDO output circuit
schematic.
SHDN
CS
SDO
SDI
CLK
SERIAL
REGISTER
DQ
CK RS
PR
Figure 49. Detail SDO Output Schematic of the AD5260
All digital inputs are protected with a series input resistor and
parallel Zener ESD structure as shown in Figure 50. This applies
to the CS, SDI, SDO, PR, SHDN, and CLK digital input pins.
340
LOGIC
Figure 50. ESD Protection of Digital Pins
A, B, W
VSS
Figure 51. ESD Protection of Resistor Terminals
DAISY-CHAIN OPERATION
The serial data output (SDO) pin contains an open-drain N-
channel FET. This output requires a pull-up resistor to transfer
data to the SDI pin of the next package. This allows for daisy-
chaining several RDACs from a single processor serial data line.
The pull-up resistor termination voltage can be larger than the
VDD supply voltage. It is recommended to increase the clock
period when using a pull-up resistor to the SDI pin of the
following device in series because capacitive loading at the
daisy-chain node connecting SDO and SDI between devices
may induce time delay to subsequent devices. Users should
be aware of this potential problem to achieve data transfer
successfully (see Figure 52). If two AD5260s are daisy-chained,
this requires a total of 16 bits of data. The first eight bits, complying
with the format shown in Table 2, go to U2, and the second
eight bits with the same format go to U1. The CS pin should be
kept low until all 16 bits are clocked into their respective serial
registers, and the CS pin is then pulled high to complete the
operation.
VDD
MICRO-
CONTROLLER
MOSI
SCLK SS
AD5260
U1
SDI SDO
CS CLK
RP
2.2k
AD5260
U2
SDI SDO
CS CLK
Figure 52. Daisy-Chain Configuration
RDAC STRUCTURE
The RDAC contains a string of equal resistor segments with an
array of analog switches that act as the wiper connection. The
number of positions is the resolution of the device. The AD5260/
AD5262 have 256 connection points, allowing it to provide better
than 0.4% settability resolution. Figure 53 shows an equivalent
structure of the connections between the three terminals that
make up one channel of the RDAC. SWA and SWB are always
on, while one of the switches SW(0) to SW(2N – 1) is on one at a
time, depending on the resistance position decoded from the
data bits. Because the switch is not ideal, there is a 60 Ω wiper
resistance, RW. Wiper resistance is a function of supply voltage
and temperature. The lower the supply voltage is, the higher the
wiper resistance becomes. Similarly, the higher the temperature
is, the higher the wiper resistance becomes. Users should be
aware of the contribution of the wiper resistance when accurate
prediction of the output resistance is needed.
Ax
SHDN
RS
D7
RS
D6
D5
D4
RS
D3
D2
D1
D0
Wx
RDAC
LATCH
AND
DECODE
RS
Bx
DIGITAL CIRCUITRY
OMITTED FOR CLARITY
RS = RAB/2N
Figure 53. Simplified RDAC Architecture
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation
The nominal resistances of the RDAC between Terminal A and
Terminal B are available with values of 20 kΩ, 50 kΩ, and 200 kΩ.
The final three digits of the part number determine the nominal
resistance value, for example, 20 kΩ = 20, 50 kΩ = 50, 200 kΩ =
200. The nominal resistance (RAB) of the VR has 256 contact points
Rev. A | Page 16 of 24
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]