datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AR9271 View Datasheet(PDF) - Unspecified

Part Name
Description
View to exact match
AR9271 Datasheet PDF : 152 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
6. Register Descriptions
This section describes the CPU Block registers
and MAC registers for the various blocks of the
AR9271. The AR9271 registers are mapped to
the memory space of the internal CPU.
The AR9271 has two main register sections.
One is the “CPU Block Register Summary” on
page 37 which includes:
“USB Controller PIO Registers” on page 37
“Reset/Clock Control Register” on page 41
“USB Controller DMA Registers” on
page 48
“SPI Control Registers” on page 54
The second register set is the “MAC Register
Descriptions” on page 57 which includes:
“General DMA and Rx-Related Registers”
on page 57
“QCU Registers” on page 76
“DCU Registers” on page 83
“Host Interface Registers” on page 93
“RTC Interface Registers” on page 104
“MAC Interface Registers” on page 108
“MAC PCU Registers” on page 109
CPU Block
Table 6-1 summarizes the AR9271 CPU Block
address space. At reset, an off-chip serialized
EEPROM initializes some registers, while the
CPU or the AR9271 hardware must program
the others.
Table 6-1. CPU Block Register Summary
Address
0x0001_0000 – 0x0001_FFFF
0x0005_0000 – 0x0005_0FFF
0x0005_5000 – 0x0005_5FFF
0x0005_B000 – 0x0005_BFFF
Description
USB Controller PIO Registers
Reset/Clock Control Registers
USB Controller DMA Registers
SPI Control Registers
Page
page 37
page 41
page 48
page 54
6.1 USB Controller PIO Registers
This section describes the USB Controller PIO
registers for the AR9271. Table 6-2 defines the
Table 6-2. USB Controller PIO Registers
address, type and page location of these
registers.
Address
0x0001_000C
0x0001_0100
0x0001_0108
0x0001_0110
0x0001_0114
0x0001_0118
0x0001_0120
0x0001_0128
Description
Endpoint Data Port Register
USB Data Width Control Register
USB DMA Control Register
USB Upstream Stream Mode Max Aggregate Register
USB Upstream Mode Time Control Register
USB DMA Reset Control Register
USB Controller Wake Up
USB Clock Status Register
Page
page 38
page 38
page 38
page 39
page 40
page 40
page 40
page 40
Atheros Communications, Inc.
COMPANY CONFIDENTIAL
AR9271 Single-Chip 1x1 MAC/BB/Radio for 802.11n WLANs • 37
November 2011 37
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]