datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ARM7TDMI View Datasheet(PDF) - Unspecified

Part Name
Description
View to exact match
ARM7TDMI Datasheet PDF : 284 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Introduction
1.1.3
Memory interface
The ARM7TDMI processor memory interface has been designed to allow performance
potential to be realized, while minimizing the use of memory. Speed-critical control
signals are pipelined to allow system control functions to be implemented in standard
low-power logic. These control signals facilitate the exploitation of the fast-burst access
modes supported by many on-chip and off-chip memory technologies.
The ARM7TDMI core has four basic types of memory cycle:
idle cycle
nonsequential cycle
sequential cycle
coprocessor register transfer cycle.
1.1.4
EmbeddedICE Logic
EmbeddedICE Logic is the additional hardware provided by debuggable ARM
processors to aid debugging. It allows software tools to debug code running on a target
processor. The EmbeddedICE Logic is controlled through the Joint Test Action Group
(JTAG) test access port, using the EmbeddedICE interface. See Chapter 5 Debug
Interface and Appendix B Debug in Depth for more information.
1-4
Copyright © 1994-2001. All rights reserved.
ARM DDI 0029G
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]