datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AR0141CS2C00SUEA0-DP View Datasheet(PDF) - ON Semiconductor

Part Name
Description
View to exact match
AR0141CS2C00SUEA0-DP
ON-Semiconductor
ON Semiconductor ON-Semiconductor
AR0141CS2C00SUEA0-DP Datasheet PDF : 48 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
PIXEL SENSITIVITY
AR0141CS
Row Integration
(TINTEGRATION)
Row Reset
(Start of Integration)
Row Readout
Figure 14. Integration Control in ERS Readout
A pixel’s integration time is defined by the number of
clock periods between a row’s reset and read operation. Both
the read followed by the reset operations occur within a row
period (TROW) where the read and reset may be applied to
different rows. The read and reset operations will be applied
to the rows of the pixel array in a consecutive order.
The coarse integration time is defined by the number of
row periods (TROW) between a row’s reset and the row read.
The row period is defined as the time between row read
operations (see Sensor Frame Rate).
TCOARSE + TROW coarse_integration_time
(eq. 1)
Vertical Blanking
TCOARSE = coarse_integration_time x TROW
8.33 ms = 563 rows x 22.2 μs/row
Read
TFRAME = frame_length_lines x TROW
16.6 ms = 750 rows x 22.22 μs/row
Reset
Vertical Blanking
Figure 15. Example of 8.33 ms Integration in 16.6 ms Frame
Start of Read Row N
and Reset Row K
Start of Read Row N + 1
and Reset Row K + 1
Read Row N
Reset Row K
TFINE = fine_integration_time × (1/CLK_PIX)
TROW = line_length_pck × (1/CLK_PIX)
Figure 16. Row Read and Row Reset Showing Fine Integration
TFINE + fine_integration_timeńclk_pix
The maximum allowed value for fine_integration_time is:
line_length_pck * fine_integration_time_max_margin
(eq. 2)
(eq. 3)
www.onsemi.com
13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]