datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AR0141CS(2016) View Datasheet(PDF) - ON Semiconductor

Part Name
Description
View to exact match
AR0141CS
(Rev.:2016)
ON-Semiconductor
ON Semiconductor ON-Semiconductor
AR0141CS Datasheet PDF : 48 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AR0141CS: 1/4-Inch Digital Image Sensor
.Functional Overview
Figure 2:
incident light. The exposure is controlled by varying the time interval between reset and
readout. Once a row has been read, the data from the columns is sequenced through an
analog signal chain (providing offset correction and gain), and then through an analog-
to-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in
the array. The ADC output passes through a digital processing signal chain (which
provides further data path corrections and applies digital gain).
Typical Configuration: Serial Four-Lane HiSPi Interface
Digital Digital
I/O Core
power1 power1
HiSPi
PLL Analog Analog
power1 power1 power1 power1
Master clock
(6–50 MHz)
From
controller
VDD_IO VDD
EXTCLK
SADDR
SDATA
SCLK
TRIGGER
OE_BAR
RESET_BAR
TEST
DGND
VDD_PLL VAA VAA_PIX
SLVS0_P
SLVS0_N
SLVS1_P
SLVS1_N
SLVS2_P
SLVS2_N
SLVS3_P
SLVS3_N
SLVSC_P
SLVSC_N
FLASH
SHUTTER
AGND
To
controller
VDD_IO
VDD
VDD_SLVS VDD_PLL
VAA
VAA_PIX
Digital
ground
Analog
ground
Notes:
1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of 1.5k, but a greater value may be used for
slower two-wire speed.
3. The parallel interface output pads can be left unconnected if the serial output interface is used.
4. ON Semiconductor recommends that 0.1F and 10F decoupling capacitors for each power supply
are mounted as close as possible to the pad. Actual values and results may vary depending on lay-
out and design considerations. Check the AR0141CS demo headboard schematics for circuit recom-
mendations.
5. ON Semiconductor recommends that analog power planes are placed in a manner such that cou-
pling with the digital power planes is minimized.
6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.
AR0141CS/D Rev. 6, 4/16 EN
5
©Semiconductor Components Industries, LLC, 2016.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]