datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC75857E View Datasheet(PDF) - ON Semiconductor

Part Name
Description
View to exact match
LC75857E Datasheet PDF : 39 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC75857E, LC75857W
Specifications
Absolute Maximum Ratings at Ta=25°C, VSS=0V
Parameter
Maximum supply voltage
Input voltage
Output voltage
Output current
Allowable power dissipation
Operating temperature
Storage temperature
Symbol
VDD max
VLCD max
VIN1
VIN2
VIN3
VOUT1
VOUT2
VOUT3
IOUT1
IOUT2
IOUT3
IOUT4
Pd max
Topr
Tstg
Conditions
VDD
VLCD
CE, CL, DI
OSC,TEST
VLCD1, VLCD2, KI1 to KI5
DO
OSC
S1 to S42, COM1 to COM4, KS1 to KS6, P1 to P4
S1 to S42
COM1 to COM4
KS1 to KS6
P1 to P4
Ta = 85°C
Ratings
Unit
–0.3 to +7.0
V
–0.3 to +7.0
–0.3 to +7.0
–0.3 to VDD +0.3
V
–0.3 to VLCD +0.3
–0.3 to +7.0
–0.3 to VDD +0.3
V
–0.3 to VLCD +0.3
300
µA
3
1
mA
5
200
mW
–40 to +85
°C
–55 to +125
°C
Allowable Operating Ranges at Ta = –40 to +85°C, VSS=0V
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
VDD
VDD
2.7
6.0
Supply voltage
VLCD
VLCD: VDD = 3.6 V to 6.0 V
VLCD: VDD = 2.7 V to 3.6 V
0.75 VDD
2.7
6.0 V
6.0
Input voltage
VLCD1
VLCD2
VLCD1
VLCD2
2/3 VLCD
1/3 VLCD
VLCD
V
VLCD
VIH1 CE, CL, DI
0.8 VDD
6.0
Input high level voltage
VIH2 KI1 to KI5
0.6 VLCD
VLCD
V
VIH3 OSC: External clock mode
0.7 VDD
VDD
VIL1 CE, CL, DI
0
0.2 VDD
Input low level voltage
VIL2 KI1 to KI5
0
0.2 VLCD
V
VIL3 OSC: External clock mode
0
0.3 VDD
Recommended RC oscillator external resistor
ROSC OSC: RC oscillator mode
39
k
Recommended RC oscillator external capacitor COSC OSC: RC oscillator mode
1000
pF
Guaranteed RC oscillator operating range
fOSC OSC: RC oscillator mode
19
38
76 kHz
External clock frequency
fCK OSC: External clock mode
:Figure 4
19
38
76 kHz
External clock duty
DCK OSC: External clock mode
:Figure 4
30
50
70 %
Data setup time
tds
CL, DI
:Figures 2,3
160
ns
Data hold time
tdh
CL, DI
:Figures 2,3
160
ns
CE wait time
tcp
CE, CL
:Figures 2,3
160
ns
CE setup time
tcs
CE, CL
:Figures 2,3
160
ns
CE hold time
tch
CE, CL
:Figures 2,3
160
ns
High level clock pulse width
H CL
:Figures 2,3
160
ns
Low level clock pulse width
L CL
:Figures 2,3
160
ns
Rise time
tr
CE, CL, DI
:Figures 2,3
160
ns
Fall time
tf
CE, CL, DI
:Figures 2,3
160
ns
DO output delay time
tdc
DO RPU=4.7 k, CL=10pF *1 :Figures 2,3
1.5 µs
DO rise time
tdr
DO RPU=4.7 k, CL=10pF *1 :Figures 2,3
1.5 µs
Note: *1. Since DO is an open-drain output, these values depend on the resistance of the pull-up resistor RPU and the load capacitance CL.
No. 7980-2/39
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]