datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74AC377SJ View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
74AC377SJ
Fairchild
Fairchild Semiconductor Fairchild
74AC377SJ Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
January 2008
74AC377, 74ACT377
Octal D-Type Flip-Flop with Clock Enable
Features
ICC reduced by 50%
Ideal for addressable register applications
Clock enable for address and data synchronization
applications
Eight edge-triggered D-type flip-flops
Buffered common clock
Outputs source/sink 24mA
See 273 for master reset version
See 373 for transparent latch version
See 374 for 3-STATE version
ACT377 has TTL-compatible inputs
General Description
The AC/ACT377 has eight edge-triggered, D-type flip-
flops with individual D inputs and Q outputs. The com-
mon buffered Clock (CP) input loads all flip-flops simulta-
neously, when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D
input, one setup time before the LOW-to-HIGH clock
transition, is transferred to the corresponding flip-flop's Q
output. The CE input must be stable only one setup time
prior to the LOW-to-HIGH clock transition for predictable
operation.
Ordering Information
Order Number
Package
Number
Package Description
74AC377SC
M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC377SJ
74AC377MTC
M20D
MTC20
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
74ACT377SC
74ACT377SJ
74ACT377MTC
74ACT377PC
M20B
M20D
MTC20
N20A
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
FACT™ is a trademark of Fairchild Semiconductor Corporation.
©1988 Fairchild Semiconductor Corporation
74AC377, 74ACT377 Rev. 1.6.1
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]