datasheetbank_Logo   전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
부품명 :   

MAX3946_10 데이터 시트보기 (PDF) - Maxim Integrated

부품명상세내역제조사
MAX3946_10 1.0625Gbps to 11.3Gbps, SFP+ Laser Driver with Laser Impedance Mismatch Tolerance MaximIC
Maxim Integrated MaximIC
MAX3946_10 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
1.0625Gbps to 11.3Gbps, SFP+ Laser Driver
with Laser Impedance Mismatch Tolerance
Pin Configuration
TOP VIEW
18 17 16 15 14 13
VEET 19
12 VCCT
VCC 20
11 TOUT+
TIN+ 21
TIN- 22
MAX3946
10 TOUT+
9 TOUT-
VCC 23
+
*EP
8 TOUT-
VEET 24
7 VCCT
12 3 4 56
THIN QFN
(4mm × 4mm)
*EXPOSED PAD CONNECTED TO GROUND.
Pin Description
PIN
1, 15
2
3
NAME
VCCD
DISABLE
FAULT
FUNCTION
Power Supply. Provides supply voltage to the digital block.
Disable Input, CMOS Input. Set to logic-low for normal operation. Logic-high or open disables both
the modulation current and the bias current. Internally pulled up by a 7.5kI resistor to VCC.
Fault Output, Open Drain. Logic-high indicates a fault condition. FAULT remains high even after the
fault condition has been removed. A logic-low occurs when the fault condition has been removed and
the fault latch has been cleared by toggling the DISABLE pin. FAULT should be pulled up to VCC by
a 4.7kI to 10kI resistor.
Analog Laser Bias-Current Limit. A resistive voltage-divider connected among BMON, BMAX, and
4
BMAX ground sets the maximum allowed laser bias current limit. The voltage at BMAX is internally com-
pared to 1.2V bandgap reference voltage.
5
6, 7, 12, 13
8, 9
10, 11
14
16
17
BMON
VCCT
TOUT-
TOUT+
BIAS
CSEL
SDA
Bias Current-Monitor Output. Current out of this pin develops a ground-referenced voltage across
external resistor(s) that is proportional to the laser bias current. The current sourced by this pin is
typically 1/100th the BIAS pin current.
Power Supply. Provides supply voltage to the output block.
Inverted Modulation Current Output. Internally pulled up by a 25I resistor to VCCT.
Noninverted Modulation Current Output. Internally pulled up by a 25I resistor to VCCT.
Laser Bias Current Connection
Chip-Select Input, CMOS. Setting CSEL to logic-high starts a cycle. Setting CSEL to logic-low ends
the cycle and resets the control state machine. Internally pulled down by a 75kI resistor to ground.
Serial-Data Bidirectional Input, CMOS. Open-drain output. This pin has a 75kI internal pullup, but it
requires an external 4.7kI to 10kI pullup resistor. (Data line-collision protection is implemented.)
10   �������������������������������������������������������������������������������������
Direct download click here
 

Share Link : MaximIC
All Rights Reserved © datasheetbank.com 2014 - 2019 [ 개인정보 보호정책 ] [ 요청 데이타시트 ][ 제휴문의 ]