datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DM74ALS125MX View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
DM74ALS125MX
Fairchild
Fairchild Semiconductor Fairchild
DM74ALS125MX Datasheet PDF : 5 Pages
1 2 3 4 5
November 1989
Revised February 2000
DM74ALS125
Quad 3-STATE Buffer
General Description
This device contains four independent gates each of which
performs a non-inverting buffer function. The outputs have
the 3-STATE feature. The 3-STATE circuitry contains a fea-
ture that maintains the buffer outputs in 3-STATE (high
impedance state) during power supply ramp-up or ramp-
down. This eliminates bus glitching problems that arise
during power-up and power-down. To minimize the possi-
bility that two outputs will attempt to take a common bus to
opposite logic levels, the disable time is shorter than the
enable time of the outputs.
Features
s Advanced low power oxide-isolated ion-implanted
Schottky TTL process
s Functional and pin compatible with the 74LS counterpart
s Switching response specified into 500and 50 pF load
s Switching response specifications guaranteed over full
temperature and VCC supply range
s PNP input design reduces input loading
s Low level drive current: 74ALS = 24 mA
Ordering Code:
Order Number Package Number
Package Description
DM74ALS125M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS125N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Logic Diagram
Functional Table
Y=A
Input
A
C
L
L
H
L
X
H
H = HIGH Logic Level
L = LOW Logic Level
X = Either LOW or HIGH Logic Level
Hi-Z = 3-STATE (Outputs are disabled)
Output
Y
L
H
Hi-Z
© 2000 Fairchild Semiconductor Corporation DS010620
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]