SAMPLE
N
AINA,
AINB
tA
tEH
SAMPLE SAMPLE
N+1
N+2
SAMPLE
N+7 SAMPLE
N+8
SAMPLE SAMPLE SAMPLE SAMPLE
tEL
N+3
N+4
N+5
N+6
1/fS
ENCODE A
tPD
ENCODE B
AD9218
tV
D9A–D0A
DATA N–10
DATA N–8
DATA N–6
DATA N–4
DATA N–2
DATA N
DATA N+2
D9B–D0B
DATA N–9
DATA N–7
DATA N–5
DATA N–3
DATA N–1
DATA N+1
Figure 2. Normal Operation with Two Clock Sources (S1 = 1, S2 = 0) Channel Timing
SAMPLE
N
AINA,
AINB
tA
tEH
SAMPLE SAMPLE
N+1
N+2
SAMPLE
N+7 SAMPLE
N+8
SAMPLE SAMPLE SAMPLE SAMPLE
tEL
N+3
N+4
N+5
N+6
1/fS
ENCODE A
ENCODE B
tPD
tV
D9A–D0A
DATA N–10
DATA N–8
DATA N–6
DATA N–4
DATA N–2
DATA N
DATA N+2
D9B–D0B
DATA N–11
DATA N–9
DATA N–7
DATA N–5
DATA N–3
DATA N–1
DATA N+1
Figure 3. Data Align with Two Clock Sources (S1 = 1, S2 = 1) Channel Timing
REV. 0
–5–