datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PIC18F65J50_09 View Datasheet(PDF) - Microchip Technology

Part NameDescriptionManufacturer
PIC18F65J50_09 PIC18F87J50 Family Silicon Errata and Data Sheet Clarification Microchip
Microchip Technology Microchip
PIC18F65J50_09 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PIC18F87J50 FAMILY
TABLE 2: SILICON ISSUE SUMMARY
Module
Feature
Item
Number
Issue Summary
Affected Revisions(1)
A2
A3
A4
MSSP
I2C™ Slave
1.
With I2C slave reception, need to read data
promptly
X
X
X
MSSP
I2C Master
2.
With I2C Master mode, narrow clock width
upon slave clock stretch
X
X
X
EUSART Interrupts
3.
If interrupts are enabled, 2 TCY delay needed
after re-enabling the module
X
X
X
MSSP
SPI Master
mode
4.
SPI master, write collision for FOSC/64 and
Timer2/2
X
X
X
PORTH RH0, RH1
5.
In certain cases, PMP can override RH0 and
RH1
X
X
X
Note 1: Only those issues indicated in the last column apply to the current silicon revision.
DS80481A-page 2
© 2009 Microchip Technology Inc.
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]