datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

P80C31X2 View Datasheet(PDF) - NXP Semiconductors.

Part NameDescriptionManufacturer
P80C31X2 80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP 128B/256B RAM low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) NXP
NXP Semiconductors. NXP
P80C31X2 Datasheet PDF : 62 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
80C51 8-bit microcontroller family
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),
low power, high speed (30/33 MHz)
Product data
P80C3xX2; P80C5xX2;
P87C5xX2
PIN DESCRIPTIONS
MNEMONIC DIP
VSS
20
VCC
40
PIN NUMBER
PLCC LQFP
22
16
44
38
TSSOP
9
29
TYPE NAME AND FUNCTION
I Ground: 0 V reference.
I Power Supply: This is the power supply voltage for normal, idle, and power-down
operation.
P0.0-0.7
39–32 43–36 37–30 28–21
I/O Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s
written to them float and can be used as high-impedance inputs. Port 0 is also the
multiplexed low-order address and data bus during accesses to external program
and data memory. In this application, it uses strong internal pull-ups when emitting
1s. Port 0 also outputs the code bytes during program verification and received
code bytes during EPROM programming. External pull-ups are required during
program verification.
P1.0–P1.7
1–8 2–9 40–44, 30–37 I/O Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that
1–3
have 1s written to them are pulled high by the internal pull-ups and can be used as
inputs. As inputs, port 1 pins that are externally pulled low will source current
because of the internal pull-ups. (See DC Electrical Characteristics: IIL). Port 1 also
receives the low-order address byte during program memory verification. Alternate
functions for Port 1 include:
1
2
40
30
I/O
T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable
Clock-Out)
2
3
41
31
I
T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control
P2.0–P2.7
P3.0–P3.7
21–28 24–31 18–25 10–17
10–17 11,
5,
1–6
13–19 7–13
I/O Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that
have 1s written to them are pulled high by the internal pull-ups and can be used as
inputs. As inputs, port 2 pins that are externally being pulled low will source current
because of the internal pull-ups. (See DC Electrical Characteristics: IIL). Port 2
emits the high-order address byte during fetches from external program memory
and during accesses to external data memory that use 16-bit addresses (MOVX
@DPTR). In this application, it uses strong internal pull-ups when emitting 1s.
During accesses to external data memory that use 8-bit addresses (MOV @Ri), port
2 emits the contents of the P2 special function register. Some Port 2 pins receive
the high order address bits during EPROM programming and verification.
I/O Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that
have 1s written to them are pulled high by the internal pull-ups and can be used as
inputs. As inputs, port 3 pins that are externally being pulled low will source current
because of the pull-ups. (See DC Electrical Characteristics: IIL). Port 3 also serves
the special features of the 80C51 family, as listed below:
10
11
5
1
I
RxD (P3.0): Serial input port
11
13
7
12
14
8
2
O
I
TxD (P3.1): Serial output port
INT0 (P3.2): External interrupt1
13
15
9
3
I
INT1 (P3.3): External interrupt
14
16
10
4
I
15
17
11
I
T0 (P3.4): Timer 0 external input
T1 (P3.5): Timer 1 external input1
16
18
12
5
O
WR (P3.6): External data memory write strobe
17
19
13
6
O
RD (P3.7): External data memory read strobe
RST
9
10
4
38
I Reset: A high on this pin for two machine cycles while the oscillator is running,
resets the device. An internal diffused resistor to VSS permits a power-on reset
using only an external capacitor to VCC.
ALE/PROG 30
33
27
19
O Address Latch Enable/Program Pulse: Output pulse for latching the low byte of
the address during an access to external memory. In normal operation, ALE is
emitted at a constant rate of 1/6 (12-clock Mode) or 1/3 (6-clock Mode) the
oscillator frequency, and can be used for external timing or clocking. Note that one
ALE pulse is skipped during each access to external data memory. This pin is also
the program pulse input (PROG) during EPROM programming. ALE can be
disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during
a MOVX instruction.
2003 Jan 24
10
Direct download click here
 

Share Link : NXP
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]