ADW71205WSTZ-RL View Datasheet(PDF) - Analog Devices
Part Name
Description
View to exact match
ADW71205WSTZ-RL Datasheet PDF : 20 Pages
| |||
CIRCUIT DYNAMICS
LOOP RESPONSE MODEL
ERROR
(ACCELERATION)
VELOCITY
θIN
–
k1 × k2
c
1 – z–1
1 – az–1
1 – bz–1
c
1 – z–1
θOUT
Sin/Cos LOOKUP
Figure 11. RDC System Response Block Diagram
The RDC is a mixed-signal device that uses two ADCs to
digitize signals from the resolver and a Type II tracking loop
to convert these to digital position and velocity words.
The first gain stage consists of the ADC gain on the Sin/Cos
inputs and the gain of the error signal into the first integrator.
The first integrator generates a signal proportional to velocity.
The compensation filter contains a pole and a zero that are used
to provide phase margin and reduce high frequency noise gain.
The second integrator is the same as the first and generates the
position output from the velocity signal. The Sin/Cos lookup has
unity gain. The values for each section are as follows:
ADC gain parameter (k1NOM = 1.8/2.5)
k2 = VIN (Vp )
(12)
VREF (V)
Error gain parameter
k2 = 18 × 106 × 2π
(13)
Compensator zero coefficient
a = 4095
(14)
4096
Compensator pole coefficient
b = 4085
(15)
4096
Integrator gain parameter
c= 1
(16)
4,096,000
INT1 and INT2 transfer function
I (z
)
=
1
c
−z
−1
(17)
Compensation filter transfer function
C(z)
=
1−
1−
az
bz
−1
−1
(18)
AD2S1205
R2D open-loop transfer function
G(z) = k1× k2 × I(z)2 ×C(z)
(19)
R2D closed-loop transfer function
H(z) = G(z)
(20)
1 + G(z)
The closed-loop magnitude and phase responses are that of a
second-order low-pass filter (see Figure 12 and Figure 13).
To convert G(z) into the s-plane, an inverse bilinear transfor-
mation is performed by substituting the following equation
for z:
2 +s
z
=
t
2
−s
(21)
t
where t is the sampling period (1/4.096 MHz ≈ 244 ns).
Substitution yields the open-loop transfer function G(s).
G(s) =
k1
× k2(1
a−b
−
a)
×
1
+
st +
s2
s2t 2
4
1 + s × t(1 + a)
×
1
+
s
×
2(1
t(1
−
+
a)
b)
(22)
2(1 − b)
This transformation produces the best matching at low frequencies
(f < fSAMPLE). At such frequencies (within the closed-loop bandwidth
of the AD2S1205), the transfer function can be simplified to
G(s)
≅
Ka
s2
× 1 + st1
1 + st2
(23)
where:
t(1 + a)
t1 = 2(1 − a)
t(1 + b)
t2 = 2(1 − b)
k1 × k2(1 − a)
Ka =
a−b
Solving for each value gives t1 = 1 ms, t2 = 90 μs, and Ka ≈ 7.4 ×
106 s−2. Note that the closed-loop response is described as
H(s) = G(s)
(24)
1+ G(s)
By converting the calculation to the s-domain, it is possible to
quantify the open-loop dc gain (Ka). This value is useful to
calculate the acceleration error of the loop (see the Sources of
Error section).
Rev. A | Page 17 of 20
|
|
Share Link: 