W25Q32FWTBIQ View Datasheet(PDF) - Winbond
Part Name
Description
View to exact match
W25Q32FWTBIQ Datasheet PDF : 94 Pages
| |||
W25Q32FW
8.2.3 Write Disable (04h)
The Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Register to a
0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code “04h” into the DI
pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up and upon
completion of the Write Status Register, Erase/Program Security Registers, Page Program, Quad Page
Program, Sector Erase, Block Erase, Chip Erase and Reset instructions.
/CS
CLK
Mode 3
Mode 0
DI
(IO0)
DO
(IO1)
01234567
Instruction (04h)
Mode 3
Mode 0
High Impedance
/CS
CLK
IO0
Mode 3
Mode 0
01
Instruction
04h
Mode 3
Mode 0
IO1
IO2
IO3
Figure 7. Write Disable Instruction for SPI Mode (left) or QPI Mode (right)
8.2.4 Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)
The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered
by driving /CS low and shifting the instruction code “05h” for Status Register-1, “35h” for Status Register-2
or “15h” for Status Register-3 into the DI pin on the rising edge of CLK. The status register bits are then
shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure
8. Refer to section 7.1 for Status Register descriptions.
The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status
Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle
is complete and if the device can accept another instruction. The Status Register can be read continuously,
as shown in Figure 8. The instruction is completed by driving /CS high.
/CS
CLK
DI
(IO0)
DO
(IO1)
Mode 3
Mode 0
0123456
Instruction (05h/35h/15h)
* = MSB
High Impedance
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
Status Register-1/2/3 out
Status Register-1/2/3 out
76543210765432107
*
*
Figure 8a. Read Status Register Instruction (SPI Mode)
- 28 -
Publication Release Date: July 01, 2016
- Revision H
|
|
Share Link: 