datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M12L64164A-5BIG View Datasheet(PDF) - [Elite Semiconductor Memory Technology Inc.

Part Name
Description
View to exact match
M12L64164A-5BIG
ESMT
[Elite Semiconductor Memory Technology Inc. ESMT
M12L64164A-5BIG Datasheet PDF : 45 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
ESMT
M12L64164A
Operation Temperature Condition -40°C~85°C
Page Read Cycle at Different Bank @ Burst Length = 4
CLOCK
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16 17
18 19
CKE
CS
*Note1
RAS
HIGH
CAS
ADDR
RAa
A13
RBb CAa
RCc CBb
RDd CCc
CDd
*Note2
A12
A10/AP
CL=2
DQ
CL=3
RAa
RBb
WE
DQM
RCc
RDd
QAa0 QAa1 QAa2 QBb0 QBb1 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2
QAa0 QAa1 QAa2 QBb0 QBb1 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2
Row Active
( A-Bank)
Read
(A -Ba nk )
Read
(B -Ba nk )
Row Active
( B-B ank )
Row Active
(C -B an k)
Read
( C- Ba nk )
Row Active
( D- Ba nk )
Read
( D- Ba nk )
Precharge
(D -B an k)
Precharge
(C -B an k)
Precharge
(A- Bank)
Precharge
(B- Ban k)
:Don't Care
Note: 1. CS can be don’t cared when RAS , CAS and WE are high at the clock high going edge.
2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.
Elite Semiconductor Memory Technology Inc.
Publication Date: Dec. 2007
Revision: 1.2
33/45
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]