datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74VHCT16374ATTR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
74VHCT16374ATTR Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
74VHCT16374A
16-BIT D-TYPE FLIP FLOP
WITH 3-STATE OUTPUTS NON INVERTING
s HIGH SPEED:
fMAX = 185 MHz (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA=25°C
s COMPATIBLE WITH TTL OUTPUTS:
VIH =2V (MIN.) VIL = 0.8 (MAX.)
s POWER DOWN PROTECTION ON INPUTS
TSSOP
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA (MIN)
s BALANCED PROPAGATION DELAYS:
) tPLH tPHL
t(s s OPERATING VOLTAGE RANGE:
c VCC(OPR) = 4.5V to 5.5V
u s PIN AND FUNCTION COMPATIBLE WITH
d 74 SERIES 16374
ro s IMPROVED LATCH-UP IMMUNITY
P s LOW NOISE: VOLP = 0.9V (MAX.)
te DESCRIPTION
le The 74VHCT16374A is an advanced high-speed
o CMOS 16 D-TYPE FLIP FLOP with 3 STATE
s OUTPUTS NON INVERTING fabricated with
b sub-micron silicon gate and double-layer metal
O wiring C2MOS technology.
- These 16 bit D-TYPE flip-flop is controlled by two
t(s) clock inputs (CK) and two output enable inputs
(nOE). The device can be used as two 8-bit
c flip-flops or one 16-bit flip-flop.
u On the positive transition of the clock, the Q
d outputs will be set to the logic state that were
ro setup at the D inputs.
P While the (OE) input is low, the outputs will be in
te a normal logic state (high or low logic level); while
OE is high, the outputs will be in a high impedance
le state.
o The output control does not affect the internal op-
seration of flip-flops; that is, the old data can be re-
Obtained or the new data can be entered even while
ORDER CODES
PACKAGE
TSSOP
TUBE
PIN CONNECTION
T&R
74VHCT16374ATTR
the outputs are off.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with protec-
tion circuits against static discharge, giving them
2KV ESD immunity and transient excess voltage.
February 2003
1/10
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]