FEDL2216DIGEST-04
ML2216/ML22P16
Power Down Function
In power down state, the power down function in the device stops the internal operation and oscillation, and
minimizes the static Idd.
When an external clock is in use, input “L” level to the XT pin, so that current does not flow into the oscillation
circuit.
Figure below shows the equivalent circuit of XT and XT pins.
Power down signal
(Set the signal at a “L” level
when powered down.)
1 MΩ approx.
To master clock inside the device
XT
XT
Initial state at the time of reset input and power down state
Each output pin state is shown.
Digital output pin
NCR
BUSY
RAO
state
“H” level
“H” level
“L” level
Analog output pin
REGO
VBG
SG
AOUT
SPM
SPP
state
DGND level
AGND level
AGND level
AGND level
SPGND level
SPGND level
Voice Synthesis Algorithm
The ML2250 family contains 5 algorithm types to match the characteristic of playback voice: 4-bit ADPCM 2
algorithm, 8-bit PCM algorithm, 8-bit non-linear PCM algorithm, and 16-bit PCM algorithm.
Key feature of each algorithm is described in the table below.
Voice synthesis algorithm
Oki 4-bit ADPCM2
Oki 8-bit Nonlinear PCM
8-bit PCM
16-bit PCM
Applied waveform
Normal voice waveform
High-frequency components
inclusive sound effect etc.
High-frequency components
inclusive sound effect etc.
High-frequency components
inclusive sound effect etc.
Feature
Oki’s specific speech synthesis algorithm of
improved waveform follow-up with improved
4-bit ADPCM.
Algorithm which plays back mid-range of
waveform as 10-bit equivalent voice quality.
Normal 8-bit PCM algorithm
Normal 16-bit PCM algorithm
14/19