datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M38500E2 View Datasheet(PDF) - Renesas Electronics

Part Name
Description
View to exact match
M38500E2
Renesas
Renesas Electronics Renesas
M38500E2 Datasheet PDF : 287 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
HARDWARE
FUNCTIONAL DESCRIPTION
INTERRUPTS
Interrupts occur by 15 sources among 15 sources: six external,
eight internal, and one software.
Interrupt Control
Each interrupt is controlled by an interrupt request bit, an interrupt
enable bit, and the interrupt disable flag except for the software in-
terrupt set by the BRK instruction. An interrupt occurs if the
corresponding interrupt request and enable bits are 1and the in-
terrupt disable flag is 0.
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be
set by software.
The BRK instruction cannot be disabled with any flag or bit. The I
(interrupt disable) flag disables all interrupts except the BRK in-
struction interrupt.
When several interrupts occur at the same time, the interrupts are
received according to priority.
Interrupt Operation
By acceptance of an interrupt, the following operations are auto-
matically performed:
1. The contents of the program counter and the processor status
register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
3. The interrupt jump destination address is read from the vector
table into the program counter.
sNotes
When setting the followings, the interrupt request bit may be set to
1.
When setting external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer XY mode register (address 2316)
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Related register: Interrupt edge selection register (address 3A16)
When not requiring for the interrupt occurrence synchronized with
these setting, take the following sequence.
Set the corresponding interrupt enable bit to 0(disabled).
Set the interrupt edge select bit or the interrupt source select bit
to 1.
Set the corresponding interrupt request bit to 0after 1 or more
instructions have been executed.
Set the corresponding interrupt enable bit to 1(enabled).
1-18
3850 Group (Spec. H) Users Manual
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]