datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ML144110VP View Datasheet(PDF) - LANSDALE Semiconductor Inc.

Part Name
Description
View to exact match
ML144110VP
LANSDALE
LANSDALE Semiconductor Inc. LANSDALE
ML144110VP Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
ML144110, ML144111
LANSDALE Semiconductor, Inc.
PIN DESCRIPTIONS
INPUTS
Din
Data Input
Six–bit words are entered serially, MSB first, into digital
data input, Din. Six words are loaded into the ML144110 dur-
ing each D/A cycle; four words are loaded into the ML144111.
The last 6–bit word shifted in determines the output level of
pins Q1 Out and R1 Out. The next–to–last 6–bit word affects
pins Q2 Out and R2 Out, etc.
ENB
Negative Logic Enable
The ENB pin must be low (active) during the serial load. On
the low–to–high transition of ENB, data contained in the shift
register is loaded into the latch.
CLK
Shift Register Clock
Data is shifted into the register on the high–to–low transi-
tion of CLK. CLK is fed into the D–input of a transparent
latch, which is used for inhibiting the clocking of the shift reg-
ister when ENB is high.
The number of clock cycles required for the ML144110 is
usually 36. The ML144111 usually uses 24 cycles. SeeTable 1
for additional information.
OUTPUTS
Dout
Data Output
The digital data output is primarily used for cascading the
DACs and may be fed into Din of the next stage.
R1 Out through Rn Out
Resistor Network Outputs
These are the R–2R resistor network outputs. These outputs
may be fed to high–impedance input FET op amps to bypass
the on–chip bipolar transistors. The R value of the resistor net-
work ranges from 7 to 15 k.
Q1 Out through Qn Out
NPN Transistor Outputs
Buffered DAC outputs utilize an emitter–follower configu-
ration for current–gain, thereby allowing interface to low–im-
pedance circuits.
SUPPLY PINS
VSS
Negative Supply Voltage
This pin is usually ground.
VDD
Positive Supply Voltage
The voltage applied to this pin is used to scale the analog
output swing from 4.5 to 15 V p–p.
Number of
Channels
Required
1
2
3
4
5
6
Table 1. Number of Channels vs Clocks Required
Number of
Clock Cycles
Outputs Used on ML144110
6
Q1/R1
12
Q1/R1, Q2/R2
18
Q1/R1, Q2/R2, Q3/R3
24
Q1/R1, Q2/R2, Q3/R3, Q4/R4
30
Q1/R1, Q2/R2, Q3/R3, Q4/R4, Q5/R5
36
Q1/R1, Q2/R2, Q3/R3, Q4/R4, Q5/R5, Q6/R6
Outputs Used on ML144111
Q1/R1
Q1/R1, Q2/R2
Q1/R1, Q2/R2, Q3/R3
Q1/R1, Q2/R2, Q3/R3, Q4/R4
Not Applicable
Not Applicable
Page 6 of 8
www.lansdale.com
Issue A
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]