datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9684BBPZRL7-500 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9684BBPZRL7-500 Datasheet PDF : 64 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Product
Overview
Data Sheet
Online
Documentation
Design
Resources
Discussion
Sample
& Buy
Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V,
Analog-to-Digital Converter
AD9684
FEATURES
Parallel LVDS (DDR) outputs
1.1 W total power per channel at 500 MSPS (default settings)
SFDR = 85 dBFS at 170 MHz fIN (500 MSPS)
SNR = 68.6 dBFS at 170 MHz fIN (500 MSPS)
ENOB = 10.9 bits at 170 MHz fIN
DNL = ±0.5 LSB
INL = ±2.5 LSB
Noise density = −153 dBFS/Hz at 500 MSPS
1.25 V, 2.50 V, and 3.3 V supply operation
No missing codes
Internal analog-to-digital converter (ADC) voltage reference
Flexible input range and termination impedance
1.46 V p-p to 2.06 V p-p (2.06 V p-p nominal)
400 Ω, 200 Ω, 100 Ω, and 50 Ω differential
SYNC± input allows multichip synchronization
DDR LVDS (ANSI-644 levels) outputs
2 GHz usable analog input full power bandwidth
>96 dB channel isolation/crosstalk
Amplitude detect bits for efficient AGC implementation
Two integrated wideband digital processors per channel
12-bit numerically controlled oscillator (NCO)
3 cascaded half-band filters
Differential clock inputs
Serial port control
Integer clock divide by 2, 4, or 8
Small signal dither
APPLICATIONS
Communications
Diversity multiband, multimode digital receivers
3G/4G, TD-SCDMA, W-CDMA, MC-GSM, LTE
General-purpose software radios
Ultrawideband satellite receiver
Instrumentation (spectrum analyzers, network analyzers,
integrated RF test solutions)
Radar
Digital oscilloscopes
High speed data acquisition systems
DOCSIS CMTS upstream receiver paths
HFC digital reverse path receivers
FUNCTIONAL BLOCK DIAGRAM
AVDD1 AVDD2 AVDD3 DVDD DRVDD
(1.25V) (2.5V) (3.3V) (1.25V) (1.25V)
SPIVDD
(1.8V TO 3.4V)
BUFFER
VIN+A
ADC 14
CORE
VIN–A
DIGITAL
DOWN-
FD_A
CONVERTER
16
FD_B
BUFFER
VIN+B
VIN–B
V_1P0
CLK+
CLK–
ADC 14
CORE
DIGITAL
DOWN-
CONVERTER
CONTROL
REGISTERS
CLOCK
GENERATION
FAST
DETECT
SIGNAL MONITOR
SPI CONTROL
÷2
÷4
AD9684
÷8
D0±
D1±
D2±
D3±
D4±
D5±
D6±
D7±
D8±
D9±
D10±
D11±
D12±
D13±
DCO±
STATUS±
SYNC+
SYNC–
PDWN/
STBY
AGND DRGND
DGND SDIO SCLK CSB
Figure 1.
GENERAL DESCRIPTION
The AD9684 is a dual, 14-bit, 500 MSPS ADC. The device has
an on-chip buffer and a sample-and-hold circuit designed for
low power, small size, and ease of use. This product is designed
for sampling wide bandwidth analog signals. The AD9684 is
optimized for wide input bandwidth, a high sampling rate,
excellent linearity, and low power in a small package.
The dual ADC cores feature a multistage, differential pipelined
architecture with integrated output error correction logic. Each
ADC features wide bandwidth buffered inputs, supporting a
variety of user selectable input ranges. An integrated voltage
reference eases design considerations. Each ADC data output is
internally connected to an optional decimate by 2 block.
The analog input and clock signals are differential inputs. Each
ADC data output is internally connected to two digital
downconverters (DDCs). Each DDC consists of four cascaded
signal processing stages: a 12-bit frequency translator (NCO),
and three half-band decimation filters supporting a divide by
factor of two, four, and eight.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2015 Analog Devices, Inc. All rights reserved.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]