datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

BR34L02FV-W View Datasheet(PDF) - ROHM Semiconductor

Part Name
Description
View to exact match
BR34L02FV-W Datasheet PDF : 25 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Memory ICs
BR34L02FV-W
5) Notes for power supply
VCC rises through the low voltage region in which internal circuit of IC and the controller are unstable, so that device
may not work properly due to an incomplete reset of internal circuit.
To prevent this, the device has the feature of P.O.R. and LVCC.
In the case of power up, keep the following conditions to ensure functions of P.O.R. and LVCC.
(1) It is necessary to be “SDA=’H’” and “SCL=’L’ or ‘H’”
(2) Follow the recommended conditions of tR, tOFF, Vbot for the function of P.O.R. during power up.
tR
VCC
Recommended conditions of tR, tOFF, Vbot
tR
tOFF
Vbot
Below 10ms Above 10ms Below 0.3V
tOFF
Vbot
Below 100ms Above 10ms Below 0.2V
0
VCC rising wave from
(3) Prevent SDA and SCL from being “Hi-Z”.
In case that condition 1. and/or 2. cannot be met, take following actions.
A) Unable to keep condition 1.(SDA is “LOW” during power up.)
Control SDA, SCL to be “HIGH” as figure below.
VCC
SCL
tLOW
SDA
After VCC becomes stable
tDH
tSU:DAT
a) SCL="H" and SDA="L"
After VCC becomes stable
tSU:DAT
b) SCL="L" and SDA="L"
B) Unable to keep condition 2.
After power becomes stable, execute software reset. (See Page14)
C) Unable to keep both conditions 1 and 2.
Follow the instruction A first, then the instruction B.
LVCC circuit
LVCC circuit inhibit write operation at low voltage, and prevent an inadvertent write.
Below the LVCC voltage (Typ.=1.2V), write operation is inhibited.
Rev.A 16/24
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]